On automating delayered IC analysis for hardware IP protection

被引：0
|
作者：
Sarkar, Esha [1 ]
Maniatakos, Michail [2 ]
机构：
[1] Electrical and Computer Engineering Tandon School of Engineering, New York University, United States
[2] Center for Cyber Security, New York University Abu Dhabi, United States
来源：
ACM International Conference Proceeding Series | 2019年 / Part F148162卷
关键词：
Automated IC analysis - Automated test pattern generations - Automated tools - Hardware ip protections - Integrated circuits (ICs) - Malicious circuits - Physical inspection - Production cost;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
35
引用
收藏
页码：205 / 210
相关论文
共 50 条
  • [21] Hardware ip protection during evaluation using embedded sequential trojan
    Dept. of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, United States
    不详
    IEEE Des Test Comput, 3 (70-79):
  • [22] Reconfigurable Logic for Hardware IP Protection: Opportunities and Challenges (Invited Paper)
    Collini, Luca
    Tan, Benjamin
    Pilato, Christian
    Karri, Ramesh
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [23] Hardware IP Protection During Evaluation Using Embedded Sequential Trojan
    Narasimhan, Seetharam
    Bhunia, Swarup
    Chakraborty, Rajat Subhra
    IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (03): : 70 - 79
  • [24] HARDWARE PERFORMANCE ANALYSIS OF A PARAMETRIC CORDIC IP
    Giannakopoulou, Vasiliki
    Masselos, Kostas
    2012 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES), 2012,
  • [25] IC security and quality improvement by protection of chip backside against hardware attacks
    Amini, E.
    Beyreuther, A.
    Herfurth, N.
    Steigert, A.
    Muydinov, R.
    Szyszka, B.
    Boit, C.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 22 - 25
  • [26] A wartermarking technique for hard IP protection in full-custom IC design
    Bai, Fujun
    Gao, Zhiqiang
    Xu, Yi
    Cai, Xueyu
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1177 - +
  • [27] THE V COMPILER - AUTOMATING HARDWARE DESIGN
    BERSTIS, V
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (02): : 8 - 17
  • [28] A Low Cost MST-FSM Obfuscation Method for Hardware IP Protection
    Zhang, Yuejun
    Pan, Zhao
    Wang, Pengjun
    Zhang, Xiaowei
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (13)
  • [29] Hardware Design Space Exploration with a New Dimension-IP Protection Robustness
    Liu, Qiang
    Li, Haie
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 599 - 605
  • [30] Practical Implementation of Robust State-Space Obfuscation for Hardware IP Protection
    Rahman, Md Moshiur
    Bhunia, Swarup
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (02) : 333 - 346
12345