On automating delayered IC analysis for hardware IP protection

被引：0
|
作者：
Sarkar, Esha [1 ]
Maniatakos, Michail [2 ]
机构：
[1] Electrical and Computer Engineering Tandon School of Engineering, New York University, United States
[2] Center for Cyber Security, New York University Abu Dhabi, United States
来源：
ACM International Conference Proceeding Series | 2019年 / Part F148162卷
关键词：
Automated IC analysis - Automated test pattern generations - Automated tools - Hardware ip protections - Integrated circuits (ICs) - Malicious circuits - Physical inspection - Production cost;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
35
引用
收藏
页码：205 / 210
相关论文
共 50 条
  • [1] On automating delayered IC analysis for hardware IP protection
    Sarkar, Esha
    Maniatakos, Michail
    INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 205 - 210
  • [2] Comparative Analysis of Hardware Obfuscation for IP Protection
    Amir, Sarah
    Shakya, Bicky
    Forte, Domenic
    Tehranipoor, Mark
    Bhunia, Swarup
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 363 - 368
  • [3] A Hierarchical Multiclassifier System for Automated Analysis of Delayered IC Images
    Cheng, Deruo
    Shi, Yiqiong
    Gwee, Bah-Hwee
    Toh, Kar-Ann
    Lin, Tong
    IEEE INTELLIGENT SYSTEMS, 2019, 34 (02) : 36 - 43
  • [4] Hardware/software IP protection
    Dalpasso, M
    Bogliolo, A
    Benini, L
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 593 - 596
  • [5] Automating Hardware and Software Evolution Analysis
    Dougherty, Brian
    White, Jules
    Thompson, Chris
    Schmidt, Douglas C.
    16TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, 2009, : 265 - 274
  • [6] Watermarking system for IC design IP protection
    Ni, M
    Gao, ZQ
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1186 - 1190
  • [7] Delayered IC image analysis with template-based Tanimoto Convolution and Morphological Decision
    Cheng, Deruo
    Shi, Yiqiong
    Lin, Tong
    Gwee, Bah-Hwee
    Toh, Kar-Ann
    IET CIRCUITS DEVICES & SYSTEMS, 2022, 16 (02) : 169 - 177
  • [8] Hardware Obfuscation for IP Protection of DSP Applications
    Naveenkumar, R.
    Sivamangai, N. M.
    Napolean, A.
    Nissi, G. Akashraj
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (01): : 9 - 20
  • [9] Circuit Camouflage Integration for Hardware IP Protection
    Cocchi, Ronald P.
    Baukus, James P.
    Chow, Lap Wai
    Wang, Bryan J.
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [10] Hardware Obfuscation for IP Protection of DSP Applications
    Naveenkumar R
    N.M. Sivamangai
    Napolean A
    G. Akashraj Nissi
    Journal of Electronic Testing, 2022, 38 : 9 - 20
12345