A randomised scheme for secured modular exponentiation against power analysis attacks

被引:1
作者
Barman M. [1 ]
Mahanta H.J. [1 ]
机构
[1] Department of Computer Science and Engineering, Assam Don Bosco University, Guwahati, Assam
来源
Cyber-Physical Systems | 2019年 / 5卷 / 04期
关键词
CMOS; DPA; modular exponentiation; power analysis attacks; RSA;
D O I
10.1080/23335777.2019.1637944
中图分类号
学科分类号
摘要
This paper presents an approach to compute secured modular exponentiation to mitigate power analysis attacks. Two processes have been designed based on ‘multiply-always’ binary method, which injects dummy multiplications so that the original multiplications can remain intact. The two processes are being invoked based on a random variable, which generated either 0 or 1. With these randomised modular exponentiation, the proposed approach can resist simple and differential power analysis attacks to a large extent. The proposed approach has been implemented using conventional ‘squaring-multiplication’ and ‘Montgomery-Ladder’ methods. Further, the work has also been extended to CRT-RSA, which is widely used for fast computation. The proposed method has been implemented for different key sizes of 1024-bit, 1536-bit and 2048-bit RSA & CRT-RSA. The analysis and results show that with a complexity of O(n), the proposed approach can resist some of the standard DPA attacks on modular exponentiation. © 2019, © 2019 Informa UK Limited, trading as Taylor & Francis Group.
引用
收藏
页码:209 / 230
页数:21
相关论文
共 50 条
[21]   Some active attacks on fast server-aided secret computation protocols for modular exponentiation [J].
Hwang, SJ ;
Chang, CC ;
Yang, WP .
CRYPTOGRAPHY: POLICY AND ALGORITHMS, 1996, 1029 :215-227
[22]   Simple Power Analysis on Exponentiation Revisited [J].
Courrege, Jean-Christophe ;
Feix, Benoit ;
Roussellet, Mylene .
SMART CARD RESEARCH AND ADVANCED APPLICATION, PROCEEDINGS, 2010, 6035 :65-+
[23]   Power Analysis Attacks Against IEEE 802.15.4 Nodes [J].
O'Flynn, Colin ;
Chen, Zhizhang .
CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2016, 2016, 9689 :55-70
[24]   SEED Masking Implementations against Power Analysis Attacks [J].
Lu, Y. ;
Boey, K-H ;
Hodgers, P. ;
O'Neill, M. .
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, :1199-1202
[25]   Power Side Channel Analysis and Anomaly Detection of Modular Exponentiation Method in Digital Signature Algorithm Based Fpga [J].
Sonmez, Burcu ;
Ozer, Ahmet Bedri .
THIRD INTERNATIONAL CONFERENCE ON COMPUTATIONAL MATHEMATICS AND ENGINEERING SCIENCES (CMES2018), 2018, 22
[26]   Experiments on Two Clock Countermeasures Against Power Analysis Attacks [J].
Menicocci, Renato ;
Trifiletti, Alessandro ;
Trotta, Francesco .
2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, :215-219
[27]   Random Interleaved Pipeline Countermeasure Against Power Analysis Attacks [J].
Menicocci, Renato ;
Trifiletti, Alessandro ;
Trotta, Francesco .
2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, :145-148
[28]   Scrambler Based AES for Countermeasure Against Power Analysis Attacks [J].
Kang, Young-Jin ;
Kim, Ki-Hwan ;
Lee, HoonJae .
ADVANCED MULTIMEDIA AND UBIQUITOUS ENGINEERING, 2020, 590 :152-157
[29]   Randomized scalar multiplication algorithm against power analysis attacks [J].
Liu, Hongming, 1600, Binary Information Press (10) :7787-7796
[30]   Timing attacks and local timing attacks against Barrett’s modular multiplication algorithm [J].
Johannes Mittmann ;
Werner Schindler .
Journal of Cryptographic Engineering, 2021, 11 :369-397