Design of High Speed and Precision and Low-Power LVDS Driver for CMOS Image Sensor

被引：0
作者：
Li C. [1 ]
Han B. [2 ]
He J. [1 ]
Wu L. [1 ]
机构：
[1] Xi'an Microelectronic Technology Institute, Xi'an
[2] School of Microelectronics, Xi Dian University, Xi'an
来源：
Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University | 2020年 / 38卷 / 02期
关键词：
High precision; High speed; Low power; LVDS; Pre-emphasis; Split-length;
D O I：
10.1051/jnwpu/20203820442
中图分类号：
学科分类号：
摘要：
Aiming at the requirement of high speed and precision, low-power and large-capacity load of serial data interface for aerospace super large array(15k×15k) CMOS image sensor, a design scheme low voltage differential signal (LVDS) driver by combining the split-length method with the pre-emphasis technique is proposed. Firstly, comparing with the general design schemes, the present scheme uses the split-length compensation method to increase effectively the unity-gain bandwidth while keeping the op-amp gain constant. Secondly, the pre-emphasis technique is used to compensate the LVDS driver for high-frequency components to improve the driving capability of the capacitive load and high speed signal integrity (SI). The simulation results show that the accuracy of the common-mode feedback voltage is improved by using the split-length compensation method, and also the common-mode voltage changes below 15 mV. The pre-emphasis technique is used to enhance the amplitude of the high-frequency components lost during the high-speed transmission. The quality of the signal eye diagram during high-speed transmission reduces the bit error rate, and both the transmission rate and the driving load capacity are two times more than the general design (1.2 Gb/s@12 pF), and the quiescent current consumption is only 4.6 mA@12 pF. The present LVDS driver design is implemented in a typical CMOS process of 0.18 μm. © 2020 Journal of Northwestern Polytechnical University.
引用
收藏
页码：442 / 450
页数：8
相关论文
共 13 条
  • [1] GRACEFFA G A, GATTI U, CALLIGARO C., A 400 Mbps Radiation Hardened by Design LVDS Compliant Driver and Receiver, 2016 IEEE International Conference on Electronics, Circuits and Systems, pp. 109-112, (2016)
  • [2] YANG Zongxiong, LYU Xiaohua, LIU Huihua, Et al., LVDS Driver Design for High Speed Serial Link in 0.13 μm CMOS Technology, 2011 International Conference on Computational Problem-Solving, pp. 145-148, (2011)
  • [3] WONKI P, SUNG C L., Design of LVDS Driver Based CMOS Transmitter for a High Speed Serial Link, 2010 International Conference on Electronics and Information Engineering, pp. 301-303, (2010)
  • [4] NITHINNATH V K, SHEKAR G., An Area Efficient Termination Resistance Calibration Mechanism for LVDS Transceiver in 55 nm CMOS, 2017 International Conference on Microelectronic Devices, Circuits and Systems, pp. 1-5, (2017)
  • [5] Electrical Characteristics of Low Voltage Differential Signaling(LVDS) Interface Circuits, (2001)
  • [6] IEEE Standard for Low Voltage Differential Signals(LVDS) for Scalable Coherent Interface
  • [7] CHEN M D, MARTINEZ J S, NIX M, Et al., Low Voltage Low Power LVDS Drivers, IEEE Journal of Solid State Circuits, 40, 2, pp. 472-479, (2005)
  • [8] YEONG K C, YUNG M F, PENG K T, Et al., 1.2Gb/s LVDS Interface, 2007 International Symposium on Integrated Circuits, pp. 26-28, (2007)
  • [9] WANG Xihu, WU Longsheng, LIU Youbao, Et al., Low Power LVDS I/O Interface for above 2Gb/s Operation, Journal of Electronics, 26, 4, pp. 525-531, (2009)
  • [10] YANG Wang, WEI Xingai, Power Efficient Pre-Emphasis Method for Transmitters with LVDS Drivers, Electronics Letters, 50, 24, pp. 1811-1813, (2014)
12