共 50 条
- [21] STA Compatible Backend Design Flow for TSV-based 3-D ICs PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 186 - +
- [23] Reliability Concerns of TSV-Based 3-D Integration: Impact of Interfacial Crack IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (11): : 1734 - 1742
- [24] Power Delivery Network Design for Wiring and TSV Resource Minimization in TSV-Based 3-D ICs 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [26] Power Delivery Network Design for Wiring and TSV Resource Minimization in TSV-Based 3-D ICs 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [27] Modeling and optimization of noise coupling in TSV-based 3D ICs IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
- [28] Measurements and Analysis of Substrate Noise Coupling in TSV-Based 3-D Integrated Circuits IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (06): : 1026 - 1037
- [30] A Compact Passive Equalizer Design for Differential Channels in TSV-Based 3-D ICs IEEE ACCESS, 2018, 6 : 75278 - 75292