DIGITAL FREQUENCY-LOCKED LOOP WITH WIDE LOCK-IN RANGE AND LOW FREQUENCY ERROR BASED ON MULTI-PHASE CLOCK

被引：1

作者：

Yahara M. ^{[1
]}

Fujimoto K. ^{[2
]}

Nishiguchi D. ^{[3
]}

Harada Y. ^{[4
]}

Fukuhara M. ^{[3
]}

机构：

[1] Department of Medical Care and Welfare Engineering, Tokai University, 9-1-1, Toroku, Higashi-ku, Kumamoto-shi, Kumamoto

[2] Department of Electronics and Intelligent Systems Engineering, Tokai University, 9-1-1, Toroku, Higashi-ku, Kumamoto-shi, Kumamoto

[3] Graduate School of Information and Telecommunication Engineering, Tokai University, 2-3-23, Takanawa, Minato-ku, Tokyo

[4] Department of Electrical and Electronic Engineering, National Institute of Technology, Kurume College, 1-1-1, Komorino, Kurume-shi, Fukuoka

来源：

International Journal of Innovative Computing, Information and Control | 2022年 / 18卷 / 06期

关键词：

Divider; Frequency error; Frequency-locked loop; Multi-phase clock; PLL;

D O I：

10.24507/ijicic.18.06.1979

中图分类号：

学科分类号：

摘要：

An all-digital frequency-locked loop (DFLL) using a multi-phase clock-based 1 + 1/k divider has been proposed. This circuit can reduce the jitter of the output signal extremely small. However, it has the problem of a narrow lock-in range. In this paper, we propose a DFLL with a wide frequency lock-in range and low frequency error using the m + n/k divider based on a multi-phase clock. The proposed DFLL can realize an extremely wide frequency lock-in range compared to the conventional DFLL using a multi-phase clock. Also, the frequency detection error between input and output signals can be kept within one phase difference of the multi-phase clock. As a result, the steady-state frequency error of the output signal is also within one phase difference of the multi-phase clock. These characteristics were confirmed by simulation using Verilog-HDL, a hardware description language. © 2022, ICIC International. All rights reserved.

引用

页码：1979 / 1988

页数：9

共 9 条

[1] Harada Y., Yahara M., Eguchi K., Fujimoto K., A flash type A/D converter using neuron CMOS inverters with threshold compensation circuits, ICIC Express Letters, 14, 3, pp. 251-256, (2020)
[2] Miyazaki M., Ishibashi K., A 3-cycle lock time delay-locked loop with a parallel detector as a low-power system-clock generator, IEICE Trans. Electronics, J83-C, 6, pp. 502-508, (2000)
[3] Eguchi K., Shibata A., Ishibashi T., Oota I., An inductor-less nesting-type step-up/step-down AC/AC converter with a small component count, International Journal of Innovative Computing, Information and Control, 15, 6, pp. 2377-2384, (2019)
[4] Yahara M., Fujimoto K., Kiyota H., Multiple frequency digital phase-locked loop based on multi-phase clock divider with constant pulse interval, IEEJ Trans. Electronics, Information and Systems, 138, 4, pp. 387-394, (2018)
[5] Tanaka K., Hyogo A., Sekine K., A frequency synthesizer using a frequency locked loop, IEICE CAS89-64, pp. 73-78, (1989)
[6] Yahara M., Fujimoto K., Harada Y., Matsumoto K., A 2-mode digital FLL using frequency comparator corresponding to cycle slip, ICIC Express Letters, Part B: Applications, 8, 9, pp. 1271-1278, (2017)
[7] Yahara M., Fujimoto K., Nishiguchi D., A reset type 2-mode digital FLL with anti-pseudo-lock function and phase control, ICIC Express Letters, Part B: Applications, 10, 10, pp. 903-910, (2019)
[8] Yahara M., Fujimoto K., Nishiguchi D., Harada Y., Digital frequency-locked loop based on double-edge counter, ICIC Express Letters, Part B: Applications, 12, 5, pp. 427-434, (2021)
[9] Yahara M., Fujimoto K., Nishiguchi D., Harada Y., Fukuhara M., Digital frequency-locked loop with low frequency error based on multi-phase clock, ICIC Express Letters, 16, 2, pp. 159-167, (2022)

← 1 →