Modeling and Simulation for Transient Thermal Analyses Using a Voltage-in-Current Latency Insertion Method

被引:0
|
作者
Chin W.C. [1 ]
New B.C. [1 ]
Ahmad N.S. [1 ]
Goh P. [1 ]
机构
[1] School of Electrical and Electronic Engineering, Universiti Sains Malaysia, Penang
关键词
Latency insertion method (lim); Numerical simulation; Thermal analysis; Transient simulation;
D O I
10.1016/J.JNLEST.2022.100180
中图分类号
学科分类号
摘要
This article presents a modeling and simulation method for transient thermal analyses of integrated circuits (ICs) using the original and voltage-in-current (VinC) latency insertion method (LIM). LIM-based algorithms are a set of fast transient simulation methods that solve electrical circuits in a leapfrog updating manner without relying on large matrix operations used in conventional Simulation Program with Integrated Circuit Emphasis (SPICE)-based methods which can significantly slow down the solution process. The conversion from the thermal to electrical model is performed first by using the analogy between heat and electrical conduction. Since electrical inductance has no thermal equivalence, a modified VinC LIM formulation is presented which removes the requirement of the insertion of fictitious inductors. Numerical examples are presented, which show that the modified VinC LIM formulation outperforms the basic LIM formulation, in terms of both stability and accuracy in the transient thermal simulation of ICs © All Rights Reserved.
引用
收藏
页码:383 / 395
页数:12
相关论文
共 50 条
  • [1] Modeling and Simulation for Transient Thermal Analyses Using a Voltage-in-Current Latency Insertion Method
    Wei Chun Chin
    Boon Chun New
    Nur Syazreen Ahmad
    Patrick Goh
    Journal of Electronic Science and Technology, 2022, (04) : 383 - 395
  • [2] Modeling and Simulation for Transient Thermal Analyses Using a Voltage-in-Current Latency Insertion Method
    Wei Chun Chin
    Boon Chun New
    Nur Syazreen Ahmad
    Patrick Goh
    JournalofElectronicScienceandTechnology, 2022, 20 (04) : 383 - 395
  • [3] Voltage-in-Current Latency Insertion Method for Diodes and MOSFETs
    Chin, Wei Chun
    Pashkovich, Andrei
    Malinauskas, Kostas
    Schutt-Aine, Jose E.
    Ibrahim, Haidi
    Ahmad, Nur Syazreen
    Goh, Patrick
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (10): : 1708 - 1720
  • [4] Voltage-in-current formulation for the latency insertion method for improved stability
    Tan, K. H.
    Goh, P.
    Ain, M. F.
    ELECTRONICS LETTERS, 2016, 52 (23) : 1904 - U12
  • [5] Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method
    Chin, Wei Chun
    Pashkovich, Andrei
    Schutt-Aine, Jose E.
    Ahmad, Nur Syazreen
    Goh, Patrick
    IEEE ACCESS, 2021, 9 : 159334 - 159348
  • [6] Transient Simulation of Lossy Interconnects using the Latency Insertion Method (LIM)
    Klokotov, Dmitri
    Schutt-Aine, Jose
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 233 - 236
  • [7] A Comparison Between Latency Insertion Method and Relaxation Method in Transient Thermal Analysis
    Anh Ha Ngo
    Sekine, Tadatoshi
    Asai, Hideki
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 166 - 169
  • [8] Latency insertion method (LIM) for the fast transient simulation of large networks
    Schutt-Ainé, JE
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2001, 48 (01): : 81 - 89
  • [9] Subgrid-Based Equivalent Circuit for Transient Thermal Analysis Using Latency Insertion Method
    Ngo, Anh Ha
    Sekine, Tadatoshi
    Asai, Hideki
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, : 760 - 765
  • [10] CMOS Circuit Simulation Using Latency Insertion Method
    Sekine, Tadatoshi
    Asai, Hideki
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 49 - 52