Three-Phase PLL Based on Adaptive Clarke Transform Under Unbalanced Condition

被引:7
作者
Islam, Md Zahidul [1 ]
Reza, Md Shamim [1 ]
Hossain, Md Maruf [2 ]
Ciobotaru, Mihai [3 ]
机构
[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1205, Bangladesh
[2] Univ Wisconsin Green Bay, Dept Elect Engn, Green Bay, WI 54311 USA
[3] Macquarie Univ, Sch Engn, Sydney, NSW 2109, Australia
来源
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS | 2022年 / 3卷 / 02期
关键词
Clarke transformation; grid synchronization; phase estimation; phase-locked loop; GRID SYNCHRONIZATION;
D O I
10.1109/JESTIE.2021.3065205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter proposes a three-phase phase-locked loop (PLL) algorithm relying on an adaptive Clarke transform (CT) under amplitude and/or phase angle unbalanced condition. Analytical expressions for coefficients of matrix associated with the adaptive CT are derived and used to generate orthogonal signals. An auxiliary algorithm is also proposed to track the actual amplitudes and phase angle deviations. Unlike the conventional CT relying on constant coefficients, the adaptive CT can generate accurate orthogonal signals from the three-phase voltages including phase angle and/or amplitude imbalances. As a result, the proposed PLL is not affected by the unbalanced phase angles with/without amplitude imbalances. The advantages of the proposed adaptive CT-based PLL method is illustrated by both simulation and experimental results.
引用
收藏
页码:382 / 387
页数:6
相关论文
共 7 条
[1]  
Aboutanios E, 2017, EUR SIGNAL PR CONF, P1001, DOI 10.23919/EUSIPCO.2017.8081358
[2]   Overview of control and grid synchronization for distributed power generation systems [J].
Blaabjerg, Frede ;
Teodorescu, Remus ;
Liserre, Marco ;
Timbus, Adrian V. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (05) :1398-1409
[3]   Three-Phase PLLs: A Review of Recent Advances [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (03) :1894-1907
[4]   dq-Frame Cascaded Delayed Signal Cancellation-Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL [J].
Golestan, Saeed ;
Ramezani, Malek ;
Guerrero, Josep M. ;
Monfared, Mohammad .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (03) :1618-1632
[5]   Three-Phase PLL for Grid-Connected Power Converters Under Both Amplitude and Phase Unbalanced Conditions [J].
Reza, Md Shamim ;
Sadeque, Fahmid ;
Hossain, Md Maruf ;
Ghias, Amer M. Y. M. ;
Agelidis, Vassilios G. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (11) :8881-8891
[6]   Grid Synchronization PLL Based on Cascaded Delayed Signal Cancellation [J].
Wang, Yi Fei ;
Li, Yun Wei .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (07) :1987-1997
[7]   Inertia and Primary Frequency Provisions of PLL-Synchronized VSC HVDC When Attached to Islanded AC System [J].
Zhang, Meiqing ;
Yuan, Xiaoming ;
Hu, Jiabing .
IEEE TRANSACTIONS ON POWER SYSTEMS, 2018, 33 (04) :4179-4188