Towards a Formal Treatment of Logic Locking

被引:0
|
作者
Beerel P. [1 ]
Georgiou M. [2 ]
Hamlin B. [2 ]
Malozemoff A.J. [2 ]
Nuzzo P. [1 ]
机构
[1] University of Southern California, Los Angeles, CA
[2] Galois, Inc, Portland, OR
来源
IACR Transactions on Cryptographic Hardware and Embedded Systems | 2022年 / 2022卷 / 02期
关键词
Logic Locking; Security Definitions;
D O I
10.46586/tches.v2022.i2.92-114
中图分类号
学科分类号
摘要
Logic locking aims to protect the intellectual property of a circuit from a fabricator by modifying the original logic of the circuit into a new “locked” circuit such that an entity without the key should not be able to learn anything about the original circuit. While logic locking provides a promising solution to outsourcing the fabrication of chips, unfortunately, several of the proposed logic locking systems have been broken. The lack of established secure techniques stems in part from the absence of a rigorous treatment toward a notion of security for logic locking, and the disconnection between practice and formalisms. We seek to address this gap by introducing formal definitions to capture the desired security of logic locking schemes. In doing so, we investigate prior definitional efforts in this space, and show that these notions either incorrectly model the desired security goals or fail to capture a natural “compositional” property that would be desirable in a logic locking system. Finally we move to constructions. First, we show that universal circuits satisfy our security notions. Second, we show that, in order to do better than universal circuits, cryptographic assumptions are necessary. © 2022, Ruhr-University of Bochum. All rights reserved.
引用
收藏
页码:92 / 114
页数:22
相关论文
共 50 条
  • [21] SILL: Preventing structural attack for logic locking
    Liang, Jihu
    Wang, Ke
    Xi, Wei
    Xu, Changbao
    Chen, Junjian
    Huang, Kai
    IEICE ELECTRONICS EXPRESS, 2022,
  • [22] A Secure Scan Controller for Protecting Logic Locking
    Quang-Linh Nguyen
    Valea, Emanuele
    Flottes, Marie-Lise
    Dupuis, Sophie
    Rouzeyre, Bruno
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [23] Complexity Analysis of the SAT Attack on Logic Locking
    Zhong, Yadi
    Guin, Ujjwal
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (10) : 3143 - 3156
  • [24] SheLL: Shrinking eFPGA Fabrics for Logic Locking
    Kamali, Hadi M.
    Azar, Kimia Z.
    Farahmandi, Farimah
    Tehranipoor, Mark
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [25] A Survey on Logic-Locking Characteristics and Attacks
    Subbiah K.
    Chinnathevar S.
    Journal of The Institution of Engineers (India): Series B, 2024, 105 (04) : 1073 - 1087
  • [26] SILL: Preventing structural attack for logic locking
    Liang, Jihu
    Wang, Ke
    Xi, Wei
    Xu, Changbao
    Chen, Junjian
    Huang, Kai
    IEICE ELECTRONICS EXPRESS, 2023, 20 (02): : 1 - 6
  • [27] Utilizing layout effects for analog logic locking
    Aljafar, Muayad J.
    Azais, Florence
    Flottes, Marie-Lise
    Pagliarini, Samuel
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2024, 14 (02) : 311 - 324
  • [28] Logic locking emulator on FPGA: A conceptual view
    Chellam, Manjith Baby Sarojam
    Natarajan, Ramasubramanian
    Naganathan, Nagi
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 553 - 559
  • [29] FSMLock: Sequential Logic Locking through Encryption
    Krebs, Matthew
    Lukowiak, Marcin
    Farris, Steve
    Kurdziel, Michael
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 98 - 103
  • [30] Logic Locking in Single Flux Quantum Circuit
    Jabbari, Tahereh
    Krylov, Gleb
    Friedman, Eby G.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)