Structures and materials of system-in-package: A review

被引：0
作者：
Tian W. [1 ]
Wang C. [1 ]
Zhao Z. [1 ]
Cui H. [1 ]
机构：
[1] School of Electro-Mechanical Engineering, Xidian University, No. 2, TaiBai South Road, Xi’an, Shaanxi
来源：
Recent Patents on Mechanical Engineering | 2021年 / 14卷 / 01期
基金：
美国国家科学基金会; 中国国家自然科学基金;
关键词：
Die stacking; Dielectric and interconnect materials; Package stacking; Substrate materials; System in Package (SiP); Thermal interface materials;
D O I：
10.2174/2212797613999200728190605
中图分类号：
学科分类号：
摘要：
Background: As a new type of advanced packaging and system integration technology, System-in-Package (SiP) can realize the miniaturization and multi-functionalization of electronic products and is listed as an important direction of development by International Technology Roadmap for Semiconductors (ITRS). Objective: This paper mainly introduces and discusses recent academic research and patents on package structure and packaging materials. Additionally, the trend of development is described. Methods: Firstly, we analyze and summarize the challenges and existing problems in SiP. Then the corresponding solutions are introduced with respect to packaging structure and packaging materials. Finally, the research status of SIP and some patents in these aspects are reviewed. Results: In order to increase the density of internal components, SiP products need to use a stacked structure. The causes of different performance in SiP products are: 1) the stress concentration and bonding quality problems caused by the chip stack structure; 2) the warpage and package thickness problems caused by the package stack; 3) thermal conductivity of materials and thermal mismatch between materials; and 4) dielectric properties and thermomechanical reliability of materials. The following solutions are summarized: 1) structural optimization of chip stacking and packaging stacking; 2) application of new packaging technology; 3) optimization of packaging materials; 4) and improvement of packaging material processing technology. Conclusion: With the study of packaging structure and packaging materials, SiP can meet the requirements of the semiconductor industry and have great future prospects. © 2021 Bentham Science Publishers.
引用
收藏
页码：28 / 41
页数：13
相关论文
共 109 条
[21]  
Yen CL, Lee YC, Lai YS., Vibration and bondability analysis of fine-pitch Cu wire bonding, International Conference on Electronic Packaging Technology and High Density Packaging, (2011)
[22]  
Hsu HC, Yu SW, Hsu YT, Chang WY, Lishan C., Parametric study and optimal design in wire bonding process for mini stack-die package, International Conference on Electronic Packaging Technology, (2006)
[23]  
Qin I, Yauw O, Schulze G, Shah A, Chylak B, Wong N., Advances in wire bonding technology for 3D die stacking and fan out wafer level package, Electronic Components and Technology Conference (ECTC), (2017)
[24]  
Faxing C, Kawano M, Mianzhi D, Yong H, Bhattacharya S., Study on low warpage and high reliability for large package using TSVfree interposer technology through smart codesign modeling, IEEE Trans Compon Packaging Manuf Technol, 99, pp. 1-12, (2017)
[25]  
Yuchen L, Waikei M, Chris C, Tingchi W., Pad assignment for diestacking system-in-package design, IEEE Trans Comput Aided Des Integrated Circ Syst, 31, 11, pp. 1711-1722, (2012)
[26]  
Charles G, Franzon PD., A multitier study on various stacking topologies of TSV-based PDN systems using on-chip decoupling capacitor models, IEEE Trans Compon Packaging Manuf Technol, 5, 4, pp. 541-550, (2015)
[27]  
Roullard J, Farcy A, Capraro S, Lacrevaz T, Bermond C, Houzet G, Et al., Evaluation of 3D interconnect routing and stacking strategy to optimize high speed signal transmission for memory on logic, Electronic Components and Technology Conference, (2012)
[28]  
Wenle Z, Mong KY, Guan LT, Damaruganath P., Study of high speed interconnects of multiple dies stack structure with ThroughSilicon-Via (TSV), 2010 IEEE Electrical Design of Advanced Package & Systems Symposium, (2010)
[29]  
Kim J, Pak JS, Cho J, Song E, Cho J, Kim H, Et al., High-frequency scalable electrical model and analysis of a Through Silicon Via (TSV), IEEE Trans Compon Packaging Manuf Technol, 1, 2, pp. 181-195, (2011)
[30]  
Ahmad W, Lirong Z, Qiang C, Tenhunen H., Peak-to-peak ground noise on a power distribution TSV pair as a function of rise time in 3-D stack of dies interconnected through TSVs, IEEE Trans Compon Packaging Manuf Technol, 1, 2, pp. 196-207, (2011)
12345678910