Shaped beam pattern synthesis with desired nulling level and minimum sidelobe level

被引:0
作者
Xu L.-M. [1 ]
Song Q.-J. [2 ]
Lei S.-W. [2 ]
Chen B. [2 ]
Tian J. [2 ]
Hu H.-Q. [2 ]
机构
[1] Science and Technology on Electronic Information Control Laboratory, Chengdu
[2] School of Information and Communication Engineering, University of Electronic Science and Technology of China, Chengdu
基金
中国国家自然科学基金;
关键词
Array synthesis; Minimum sidelobe level (SLL); Nulling level (NL); Pattern synthesis; Wide-beam;
D O I
10.1016/j.jnlest.2023.100184
中图分类号
学科分类号
摘要
For the anti-interference/denoise purpose, it usually requires minimizing the sidelobe level (SLL) of a wide-beam pattern with a desired low nulling level (NL) in the nulling region. To realize such an objective, the shaped-beam pattern synthesis (SBPS) is the most commonly used approach. However, since the SBPS problem focuses on synthesizing a predetermined beam shape, the minimum SLL via this approach cannot ensure to obtain the maximum power gain. Conversely, it cannot obtain the lowest SLL with a certain power gain requirement. Based on such consideration, this paper tries to further minimize SLL of a wide-beam pattern with a desired low NL nulling region, by solving the power gain pattern synthesis (PGPS) problem. The PGPS problem selects the array excitation by directly optimizing the power gain. Hence, it has the potential to reduce SLL, when achieving the equal mainlobe power gain constraint via SBPS. An iterative algorithm which converts the primal optimization problem into convex sub-problems is proposed, resulting in an effective problem-solving scheme. Numerical simulations demonstrate the proposed algorithm can obtain about 10-dB lower SLL than the existing algorithms. © 2023 University of Electronic Science and Technology of China
引用
收藏
相关论文
共 24 条