共 27 条
[1]
TSV 形成の基礎と三次元実装の動向, エレクトロニクス実装学会誌, 25, 7, pp. 700-708, (2022)
[2]
Irwin R., Zhang W., Harsh K., Lee Y. C., Quick Prototyping of Flip Chip Assembly with MEMS, Proceedings RAWCON 98. 1998 IEEE Radio and Wireless Conference (Cat. No. 98EX194), pp. 293-296, (1998)
[3]
チップレット集積技術の現状と最新動向, エレクトロニクス実装学会誌, 26, 1, pp. 50-56, (2023)
[4]
Lau J. H., Fan-Out Packaging and Chiplet Heterogeneous Integration, PROFESSIONAL DEVELOPMENT COURSES (PDC) in EPTC 2022, (2022)
[5]
Matsumoto T., Kudoh Y., Tahara M., Yu K.-H., Miyakawa N., Itani H., Ichikizaki T., Fujiwara A., Tsukamoto H., Koyanagi M., Three-dimensional integration technology based on wafer bonding technique using micro-bumps, Proc. Int. Conf. Solid State Devices and Mater. (SSDM), pp. 1073-1074, (1995)
[6]
Fukushima T., Yamada Y., Kikuchi H., Koyanagi M., New Three-Dimensional Integration Technology Using Self-Assembly Technique, IEDM Tech. Dig, pp. 359-362, (2005)
[7]
Elsherbini A., Et al., Enabling Next Generation 3D Heterogeneous Integration Architectures on Intel Process, IEDM Tech. Dig, pp. 631-634, (2022)
[8]
Fukushima T., Kikuchi H., Yamada Y., Konno T., Liang J., Sasaki K., Inamura K., Tanaka T., Koyanagi M., New Three-Dimensional Integration Technology Based on Reconfigured Wafer-on-Wafer Bonding Technique, IEDM Tech. Dig, pp. 985-988, (2007)
[9]
Swaminathan R., AMD products built with 3D packaging, Hot Chips, 33, (2021)
[10]
Mariappan M., Mori K., Bea J., Koyanagi M., Fukushima T., High Aspect Ratio TSV Formation by Using Low-Cost, Electroless-Ni as Barrier and Seed Layers for 3D-LSI Integration and Packaging Applications, Japanese Journal of Applied Physics, 59, SB, (2020)