RosebudVirt: A High-Performance and Partially Reconfigurable FPGA Virtualization Framework for Multitenant Networks

被引:1
|
作者
Chang, Yiwei [1 ,2 ]
Guo, Zhichuan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China
关键词
Field programmable gate arrays; Virtualization; Hardware; Resource management; Cloud computing; Throughput; Software; Cloud data centers; field-programmable gate array (FPGA) virtualization; multitenant networks; partial reconfiguration (PR); single-root I/O virtualization (SR-IOV);
D O I
10.1109/TVLSI.2024.3436017
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate arrays (FPGAs) are key accelerators in cloud data centers due to their parallelism and programmability. However, challenges such as low hardware utilization and high virtualization overhead persist. This brief presents RosebudVirt, a high-performance and partially reconfigurable FPGA virtualization framework tailored for multitenant networks. It enhances the original Rosebud by introducing single-root I/O virtualization (SR-IOV) support, partitioning the PCIe-attached FPGA device into multiple physical functions (PFs) and virtual functions (VFs) accessible to the linux kernel via PF and VF drivers. This facilitates direct mapping among tenants, VFs, and reconfigurable packet-processing units (RPUs) within the FPGA. RosebudVirt achieves near-native throughput with < 1% area overhead and increases hardware utilization by up to 7.6 times by additional VF drivers and network interfaces. What is more, RosebudVirt is compatible with Kubernetes and Docker
引用
收藏
页码:298 / 302
页数:5
相关论文
共 45 条
  • [31] Throughput Analysis for a High-Performance FPGA-Accelerated Real-Time Search Application
    Vanderbauwhede, Wim
    Chalamalasetti, S. R.
    Margala, M.
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012 (2012)
  • [32] High-Performance Routing With Multipathing and Path Diversity in Ethernet and HPC Networks
    Besta, Maciej
    Domke, Jens
    Schneider, Marcel
    Konieczny, Marek
    Di Girolamo, Salvatore
    Schneider, Timo
    Singla, Ankit
    Hoefler, Torsten
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (04) : 943 - 959
  • [33] A Distributed Cloud Resource Management Framework for High-Performance Computing (HPC) Applications
    Govindarajan, Kannan
    Kumar, Vivekanandan Suresh
    Somasundaram, Thamarai Selvi
    2016 EIGHTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING (ICOAC), 2017, : 1 - 6
  • [34] Evaluating STREAMS-based protocol stacks over high-performance networks
    Zeadally, S
    Ford, D
    CONFERENCE PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL PERFORMANCE, COMPUTING, AND COMMUNICATIONS CONFERENCE, 2001, : 95 - 102
  • [35] OpenMDS: An Open-Source Shell Generation Framework for High-Performance Design on Xilinx Multi-Die FPGAs
    Shin, Gyeongcheol
    Kim, Junsoo
    Kim, Joo-Young
    IEEE COMPUTER ARCHITECTURE LETTERS, 2022, 21 (02) : 101 - 104
  • [36] CLOUDRB: A framework for scheduling and managing High-Performance Computing (HPC) applications in science cloud
    Somasundaram, Thamarai Selvi
    Govindarajan, Kannan
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 34 : 47 - 65
  • [37] CLAP-Bot: a framework for automatic optimization of high-performance elastic applications on the Clouds
    Napoli, Otavio Oliveira
    Pinton, Gustavo Ciotto
    Borin, Edson
    2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW 2021), 2021, : 28 - 34
  • [38] A Low-Latency and High-Performance Microwave Photonic AOA and IFM System Based on Deep Learning and FPGA
    Zhang, Longlong
    Li, Yin
    Liao, Xuan
    Hu, Xiang
    Peng, Yuanxi
    Zhou, Tong
    IEEE SENSORS JOURNAL, 2025, 25 (06) : 9934 - 9945
  • [39] High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1
    Tsigkanos, Antonis
    Kranitis, Nektarios
    Theodoropoulos, Dimitris
    Paschalis, Antonios
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2397 - 2409
  • [40] LSFQ: A Low-Bit Full Integer Quantization for High-Performance FPGA-Based CNN Acceleration
    Bao, Zhenshan
    Fu, Guohang
    Zhang, Wenbo
    Zhan, Kang
    Guo, Junnan
    IEEE MICRO, 2022, 42 (02) : 8 - 15