Fast-Locking Phase Locked Loop Dominated by SMC at VCO Voltage Tuning End

被引：0

作者：

Pu, Hongping ^{[1
,3
]}

Yang, Shiyong ^{[2
,3
]}

Xiong, Xingzhong ^{[2
,3
]}

Liu, Yongchun ^{[2
,3
]}

He, Jian ^{[3
,4
]}

Zheng, Xiaoxia ^{[3
,5
]}

机构：

[1] Chengdu Aeronaut Polytech, Sch Unmanned Aerial Vehicles Ind, Chengdu 610100, Sichuan, Peoples R China

[2] Sichuan Univ Sci & Engn, Sch Automat & Informat Engn, Yibin 644005, Sichuan, Peoples R China

[3] Sichuan Univ Sci & Engn, Artificial Intelligence Key Lab Sichuan Prov, Yibin 644005, Sichuan, Peoples R China

[4] Univ Elect Sci & Technol China UESTC, Yibin Inst, Yibin 644005, Sichuan, Peoples R China

[5] Chengdu Aeronaut Polytech, Sch Automot Engn, Chengdu 610100, Sichuan, Peoples R China

来源：

IEEE ACCESS | 2024年 / 12卷

关键词：

Voltage-controlled oscillators; Phase locked loops; Voltage control; Linear systems; Tuning; Switches; Charge pumps; Sliding mode control; Phase locked loop; sliding mode control; voltage control; PLL;

D O I：

10.1109/ACCESS.2024.3442291

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The presented fast-locking phase-locked loop (PLL) approach, driven by sliding mode control (SMC), aims to maintain defined design parameters and system stability while achieving faster frequency switching. By adding the SMC output control voltage to the tuning terminal of the voltage controlled oscillator (VCO), the PLL system achieves a higher absolute rate of change of the VCO output frequency during frequency hopping. Simulation results in Simulink demonstrate a significant reduction in locking time, from 40 mu s in the conventional PLL to 5 mu s in the proposed PLL, under identical conditions of loop bandwidth and charge pump current.

引用

页码：112135 / 112143

页数：9

共 50 条

[31] A Novel Low Voltage Hybrid Phase Locked Loop
Ram, A. L. Vishnu
Hegde, Ganapathi
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 67 - 70
[32] Analogue delay-locked loop for spatial-phase locking
Goodberlet, J
Ferrera, J
Smith, HI
[J]. ELECTRONICS LETTERS, 1997, 33 (15) : 1269 - 1270
[33] Fast phase locked loop in laser frequency systems
Antonczak, AJ
Nowicki, R
Abramski, KM
[J]. LASER TECHNOLOGY VI: PROGRESS IN LASERS, 2000, 4237 : 231 - 234
[34] A Sub-Sampling Phase-Locked Loop With a Robust Agile-Locking Frequency-Locked Loop
Chen, Chia-Min
Hong, Yu-Meng
Lin, Tsung-Hsien
[J]. 2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
[35] A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization
Tien, Che-Wei
Liu, Shen-Iuan
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1830 - 1839
[36] A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique
Chen, Xin
Yang, Jun
Shi, Long-Xing
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (05) : 857 - 868
[37] Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process
Zhu Si-Heng
Si Li-Ming
Guo Chao
Shi Jun-Yu
Zhu Wei-Ren
[J]. CHINESE PHYSICS B, 2014, 23 (07)
[38] A Voltage Sensorless Phase Locked Loop Structure for Single Phase Grid Connected Converter System
Mukherjee, Subhajyoti
Chowdhury, Vikram Roy
Shamsi, Pourya
Ferdowsi, Mehdi
[J]. 2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 5720 - 5725
[39] A Multivariable Phase-Locked Loop-Integrated Controller for Enhanced Performance of Voltage Source Converters Under Weak Grid Conditions
Hoseinizadeh, Seyed Milad
Karimi, Houshang
Karimi-Ghartemani, Masoud
Ouni, Saeed
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (10) : 10079 - 10089
[40] A Robust Phase-Locked Loop-Integrated Controller in Stationary Frame for Voltage Source Converters Connected to Weak and Unbalanced Grids
Hoseinizadeh, S. Milad
Karimi, Houshang
Karimi-Ghartemani, Masoud
[J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024, 71 (09) : 10647 - 10657

← 1 2 3 4 5 →