共 50 条
- [1] Design of Novel Through Silicon via Structures for Reduced Crosstalk Effects in 3D IC Applicationse INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 599 - 605
- [3] Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2022, 47 (04):
- [4] A Novel Circuit Model for Multiple Through Silicon Vias (TSVs) in 3D IC 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
- [5] Thermal Evaluation and Analyses of 3D IC Integration SiP with TSVs for Network System Applications 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1866 - 1873
- [7] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856
- [8] 3D-IC Test Architecture for TSVs with Different Impact Ranges of Crosstalk Faults 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
- [9] A Segmented CA Based Approach to Test TSVs in 3D IC FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION (ISMS 2013), 2013, : 669 - 673
- [10] NOVEL CROSSTALK MINIMIZATION CODE FOR 3D IC 2015 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE, 2015,