A Genetic Algorithm Accelerator Based on Memristive Crossbar Array for Massively Parallel Computation

被引:0
|
作者
Baghbanmanesh, Mohammadhadi [1 ]
Kong, Bai-Sun [1 ,2 ]
机构
[1] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Genetic algorithms; Biological cells; Memristors; Parallel processing; Computer architecture; Hardware; Complex systems; Genetic algorithm; crossbar array; memristor; processing-in-memory; HARDWARE IMPLEMENTATION; SYSTEM;
D O I
10.1109/ACCESS.2024.3452762
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Genetic algorithm (GA) has been extensively used for solving complex problems. Due to a high computational burden of finding solutions using GA, acceleration with hardware support has been a choice. In this paper, a GA accelerator based on the processing-in-memory (PIM) methodology to address the computational issue of GA is proposed. The proposed GA accelerator has a memristive crossbar array that can support parallelism with memory and computation combined. For letting the crossover operation for GA exploit massive parallelism provided by the array, a novel crossover scheme called aligned hybrid crossover is proposed, in which multiple multi-point crossovers coexist whose crossover bit positions are aligned. By using the memristive array, the mutation operation can also be done simultaneously for all required chromosome bits. Moreover, the fitness for weighted-sum computation-based 0-1 knapsack and subset-sum problems is shown to be evaluated in full parallel for the entire chromosomes in a population. The effects of memristance variation in the array on the fitness evaluation and the read margin are investigated. According to performance evaluation, the proposed GA accelerator having a 64x64 memristive crossbar array is found to reduce the clock cycles significantly for performing operations like crossover, mutation, selection, and fitness evaluation. Specifically, for executing the generational GA with a chromosome population size of 64 with each chromosome having 64 bits, the total number of clock cycles required per generation is at least 10 times reduced as compared to conventional designs.
引用
收藏
页码:122437 / 122451
页数:15
相关论文
共 50 条
  • [21] Analog-in-Memory Accelerator Design Based on Memristive Arrays for Opposite Directional Interference Alignment Algorithm
    Xiao, Pingdan
    Hong, Qinghui
    Du, Sichun
    Zhang, Jiliang
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2024, 20 (03) : 3628 - 3638
  • [22] Stateful In-Memory Logic System and Its Practical Implementation in a TaOx-Based Bipolar-Type Memristive Crossbar Array
    Kim, Young Seok
    Son, Myeong Won
    Song, Hanchan
    Park, Juseong
    An, Jangho
    Jeon, Jae Bum
    Kim, Geun Young
    Son, Seoil
    Kim, Kyung Min
    ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (03)
  • [23] An improved design of RBF neural network control algorithm based on spintronic memristor crossbar array
    Li, Tianshu
    Duan, Shukai
    Liu, Jun
    Wang, Lidan
    NEURAL COMPUTING & APPLICATIONS, 2018, 30 (06) : 1939 - 1946
  • [24] Genetic Algorithm based Optimization of Uniform Circular Array
    Kumar, Vinod
    Dhull, Sanjeev Kumar
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2020, 10 (06) : 6403 - 6409
  • [25] Assigning Task by Parallel Genetic Algorithm Based on PVM
    Zheng Zhi jun
    WuhanUniversityJournalofNaturalSciences, 2001, (Z1) : 579 - 584
  • [26] IMPROVED GENETIC ALGORITHM BASED ON THE SMALL GROUP PARALLEL
    Wang, Jiekai
    2011 INTERNATIONAL CONFERENCE ON INSTRUMENTATION, MEASUREMENT, CIRCUITS AND SYSTEMS (ICIMCS 2011), VOL 3: COMPUTER-AIDED DESIGN, MANUFACTURING AND MANAGEMENT, 2011, : 419 - 422
  • [27] Peer-to-Peer Based Parallel Genetic Algorithm
    Helal, Mohammed H. S.
    Fan, Chih-Tien
    Liu, De-You
    Yuan, Shyan-Ming
    PROCEEDINGS OF THE 2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION AND ENGINEERING (IEEE-ICICE 2017), 2017, : 535 - 538
  • [28] Genetic algorithm based parameter identification for parallel manipulators
    Chen, WJ
    Wei, YZ
    Qin, YF
    Zhao, MY
    PROCEEDINGS OF THE 4TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-4, 2002, : 1200 - 1204
  • [29] Sieve: Scalable In-situ DRAM-based Accelerator Designs for Massively Parallel k-mer Matching
    Wu, Lingxi
    Sharifi, Rasool
    Lenjani, Marzieh
    Skadron, Kevin
    Venkat, Ashish
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 251 - 264
  • [30] Reversible logic parallel approach algorithm based on genetic algorithm and CUDA technology
    Xi Xianjie
    AGRO FOOD INDUSTRY HI-TECH, 2017, 28 (01): : 2379 - 2382