III-V technology developments addressing a high operating temperature at LYNRED

被引：0

作者：

Pere-Laperne, N. ^{[1
]}

Brunner, A. ^{[1
]}

Dagher, G. ^{[1
]}

Saintoyant, A. ^{[1
]}

Morisset, N. ^{[1
]}

Rubaldo, L. ^{[1
]}

Coussement, J. ^{[1
]}

Evirgen, A. ^{[2
]}

Reverchon, J-L ^{[2
]}

Simozrag, B. ^{[2
]}

Garcia, M. ^{[2
]}

Gerard, B. ^{[2
]}

Cervera, C. ^{[3
]}

Gravrand, O. ^{[3
]}

机构：

[1] LYNRED, Actipole CS 10021,364 Route Valence, F-38113 Veurey Voroize, France

[2] III Lab, Campus Polytech,1 Ave Augustin Fresnel, F-91767 Palaiseau, France

[3] CEA LETT, MINATEC Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

来源：

INFRARED TECHNOLOGY AND APPLICATIONS L | 2024年 / 13046卷

关键词：

III-V material; MWIR blue; MWIR red; HOT; VGA format; SXGA format; MTF; RFPN;

D O I：

10.1117/12.3014159

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Lynred is leading the development of infrared detectors for high performances applications. Two trends are identified in the infrared range, the increase of the operating temperature and the pixel pitch reduction. For 15 years, the III-V technologies present an increasing interest to address both challenges. At LYNRED, these technologies allow to address Short Wave InfraRed (SWIR) and Mid-Wave InfraRed (MWIR) for ground applications. Many challenges have to be addressed for the future focal plane arrays (FPAs). Electrical and optical crosstalks as well as image quality and stability, are one of the prime concern for detectors with pixel pitch down to 7.5 mu m. In order to reach an industrial production level of infrared FPAs, technological developments are required at each steps: the epitaxy, the detector array process, flip chip and back end processing. Another key element is the Read Out Integrated Circuit (ROIC) designed in-house to fulfil our customer needs. We review the latest developments at LYNRED on III-V technologies, in terms of operability, residual fixed pattern noise (RFPN) and Modulation Transfer Function (MTF) optimizations.

引用

页数：12

共 50 条

[41] Surface passivation technology for III-V semiconductor nanoelectronics
Hasegawa, Hideki
Akazawa, Masamichi
APPLIED SURFACE SCIENCE, 2008, 255 (03) : 628 - 632
[42] III-V METAL-OXIDE-SEMICONDUCTOR TECHNOLOGY
Passlack, Matthias
2008 IEEE 20TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2008, : 59 - 59
[43] Transient thermal processing in III-V semiconductor technology
Pearton, SJ
Vartuli, CB
Lee, JW
TRANSIENT THERMAL PROCESSING TECHNIQUES IN ELECTRONIC MATERIALS, 1996, : 91 - 96
[44] Polymer diffusants in III-V semiconductor compounds technology
Kamanin, AV
Mokina, IA
Shmidt, NM
Busygina, LA
Yurre, TA
1996 EIGHTH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, 1996, : 334 - 337
[45] 25 years of digital III-V technology: A perspective
Eden, RC
GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 7 - 10
[46] MOVPE technology for the growth of III-V semiconductor structures
Garcia, I.
Galiana, B.
Rey-Stolle, I.
Algora, C.
2007 SPANISH CONFERENCE ON ELECTRON DEVICES, PROCEEDINGS, 2007, : 17 - +
[47] Technology Assessment of Si and III-V FinFETs and III-V Tunnel FETs from Soft Error Rate Perspective
Liu, Huichu
Cotter, Matthew
Datta, Suman
Narayanan, Vijay
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[48] High frequency III-V nanowire MOSFETs
Lind, Erik
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (09)
[49] LOW-TEMPERATURE-GROWN III-V MATERIALS
MELLOCH, MR
WOODALL, JM
HARMON, ES
OTSUKA, N
POLLAK, FH
NOLTE, DD
FEENSTRA, RM
LUTZ, MA
ANNUAL REVIEW OF MATERIALS SCIENCE, 1995, 25 : 547 - 600
[50] III-V/Si Low Temperature Direct Bonding Technology for Photonic Device Integration on SOI
Nishiyama, Nobuhiko
Hayashi, Yusuke
Suzuki, Junichi
Arai, Shigehisa
2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 44 - 45

← 1 2 3 4 5 →