A PCA Acceleration Algorithm For WiFi Sensing And Its Hardware Implementation

被引:0
|
作者
Wang, He [1 ]
Wang, Qitong [1 ]
Huang, Leilei [1 ]
Shi, Chunqi [2 ]
Zhang, Runxi [1 ]
机构
[1] East China Normal Univ, Inst Microelect Circuits & Syst, Shanghai, Peoples R China
[2] East China Normal Univ, Shanghai Key Lab Multidimens Informat Proc, Shanghai 200241, Peoples R China
关键词
WiFi sensing; PCA; Acceleration algorithm; Hardware architecture;
D O I
10.1109/ISCAS58744.2024.10557859
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Currently, we are entering the wearable internet era. The use of WiFi signals to perceive human activities or changes in vital signs has gradually become a topic that people are enthusiastic about. Principal Component Analysis (PCA), as a universal data dimensionality reduction algorithm, has been widely applied in the field ofWiFi sensing. It is utilized to expedite data processing time and enhance real-time detection capabilities. This paper proposes an acceleration algorithm for PCA in the field of WiFi sensing along with its corresponding hardware architecture. The experimental results indicate that the accuracy of this algorithm can reach 0.9965, and the processing time is approximately 10 ms. Based on the TSMC 22nm technology, the Design Complier (DC) results show that the data throughput of this hardware architecture can reach 24 Gbps@800M, with a gate count of 7571, and the power consumption is 1.6321mW.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A parametric hardware fine acceleration/deceleration algorithm and its implementation
    Shuai Ji
    Tianliang Hu
    Chengrui Zhang
    Shuren Sun
    The International Journal of Advanced Manufacturing Technology, 2012, 63 : 1109 - 1115
  • [2] A parametric hardware fine acceleration/deceleration algorithm and its implementation
    Ji, Shuai
    Hu, Tianliang
    Zhang, Chengrui
    Sun, Shuren
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2012, 63 (9-12): : 1109 - 1115
  • [3] Hardware Implementation Of Compressed Sensing Algorithm
    Chakraborty, Parnasree
    Tharini, C.
    Abidha, Minhaj M.
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 46 - 50
  • [4] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [5] Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
    Zhang, Deming
    Hou, Yanchun
    Wang, Chengzhi
    Chen, Jie
    Zeng, Lang
    Zhao, Weisheng
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 79 - 85
  • [6] Hardware Acceleration Implementation of Sparse Coding Algorithm With Spintronic Devices
    Zhang, Deming
    Hou, Yanchun
    Zeng, Lang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 518 - 531
  • [7] ADAPTIVE THRESHOLDING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    YANG, JD
    CHEN, YS
    HSU, WH
    PATTERN RECOGNITION LETTERS, 1994, 15 (02) : 141 - 150
  • [8] Hardware implementation of PCA neural network
    Nishizawa, K
    Hirai, Y
    ICONIP'98: THE FIFTH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING JOINTLY WITH JNNS'98: THE 1998 ANNUAL CONFERENCE OF THE JAPANESE NEURAL NETWORK SOCIETY - PROCEEDINGS, VOLS 1-3, 1998, : 85 - 88
  • [9] Hardware acceleration design and implementation of color interpolation algorithm based on HLS
    Pan Xiao-ying
    Li Chen-chen
    Wang Hao
    Xue Yu-fengi
    CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (06) : 595 - 603
  • [10] A Hardware-Oriented IME Algorithm for HEVC and Its Hardware Implementation
    Fan, Yibo
    Huang, Leilei
    Hao, Bei
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (08) : 2048 - 2057