共 50 条
- [1] A parametric hardware fine acceleration/deceleration algorithm and its implementation The International Journal of Advanced Manufacturing Technology, 2012, 63 : 1109 - 1115
- [2] A parametric hardware fine acceleration/deceleration algorithm and its implementation INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2012, 63 (9-12): : 1109 - 1115
- [3] Hardware Implementation Of Compressed Sensing Algorithm PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 46 - 50
- [4] AES hardware implementation in FPGA for algorithm acceleration purpose ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
- [5] Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 79 - 85
- [8] Hardware implementation of PCA neural network ICONIP'98: THE FIFTH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING JOINTLY WITH JNNS'98: THE 1998 ANNUAL CONFERENCE OF THE JAPANESE NEURAL NETWORK SOCIETY - PROCEEDINGS, VOLS 1-3, 1998, : 85 - 88