A Trench and Field Limiting Rings Co-Assisted JTE Termination With N-P-N Sandwich Epitaxial Wafers for 4H-SiC Devices

被引:4
作者
Yuan, Jun [1 ,2 ]
Cheng, Zhijie [2 ]
Guo, Fei [2 ]
Wang, Kuan [2 ]
Chen, Wei [2 ]
Wu, Yangyang [2 ]
Xu, Shaodong [2 ]
Xin, Guoqing [1 ]
Wang, Zhiqiang [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Elect & Elect Engn, Wuhan 430074, Peoples R China
[2] Hubei Jiufengshan Lab, Dept Integrated Power Syst & Device Technol, Wuhan 430206, Peoples R China
关键词
SiC; trench MOSFET; sandwich epitaxial wafers; breakdown voltage;
D O I
10.1109/LED.2024.3416959
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a trench and field limiting rings co-assisted JTE termination with N-P-N sandwich epitaxial wafers for 4H-SiC devices is proposed and experimentally demonstrated for the first time. The formation of an N-enrich region by ion implantation at the bottom of the trench prevents the generation of leakage current along the P+ buried layer. The P+ buried layers on both sides and the P-shield region at the bottom of the trench can together modulate the electric field near the N-enrich region and improve the breakdown characteristics of the proposed termination. Meanwhile, it is found that the electric field on both sides of the P+ buried layer is similar to that near the P-shield region, indicating that a good modulation effect is formed. Further, it is verified that the proposed termination is less sensitive to the ring width and the initial ring spacing of the field limiting rings, and better electrical characteristics can be obtained with appropriate trench width and enough field limiting rings. Moreover, the over etching effect is found in the fabrication process, and simulation is used to verify that deeper over etching depth will lead to lower breakdown voltage. The breakdown characteristics of the proposed termination can be improved by increasing the dose and energy of ion implantation in the P-shield region.
引用
收藏
页码:1425 / 1428
页数:4
相关论文
共 21 条
[1]   Optimization of SiC UMOSFET Structure for Improvement of Breakdown Voltage and ON-Resistance [J].
Bharti, Deepshikha ;
Islam, Aminul .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) :615-621
[2]   A Multiple-Ring-Modulated JTE Technique for 4H-SiC Power Device With Improved JTE-Dose Window [J].
Deng, Xiaochuan ;
Li, Lijun ;
Wu, Jia ;
Li, Chengzhan ;
Chen, Wanjun ;
Li, Juntao ;
Li, Zhaoji ;
Zhang, Bo .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) :5042-5047
[3]   Silicon carbide benefits and advantages for power electronics circuits and systems [J].
Elasser, A ;
Chow, TP .
PROCEEDINGS OF THE IEEE, 2002, 90 (06) :969-986
[4]  
Infineon, 2019, IMW120R090M1Silicon Carbide Power MOSFET Datasheet
[5]   Material science and device physics in SiC technology for high-voltage power devices [J].
Kimoto, Tsunenobu .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
[6]   Impact of Termination Region on Switching Loss for SiC MOSFET [J].
Li, Xuan ;
Tan, Ben ;
Huang, Alex Q. ;
Zhang, Bo ;
Zhang, Yumeng ;
Deng, Xiaochuan ;
Li, Zhaoji ;
She, Xu ;
Wang, Fangzhou ;
Huang, Xing .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (02) :1026-1031
[7]   Sidewall-Implanted Trench Termination for 4H-SiC Devices With High Breakdown Voltage and Low Leakage Current [J].
Liu, Li ;
Wang, Jue ;
Wang, Hengyu ;
Ren, Na ;
Guo, Qing ;
Sheng, Kuang .
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) :104-107
[8]  
Liu Y, 2020, PROC INT SYMP POWER, P162, DOI 10.1109/ISPSD46842.2020.9170165
[9]   Investigations of SiC VDMOSFET With Floating Island Structure Based on TCAD [J].
Luo, Hou-Cai ;
Wang, Li-Ming ;
Wang, Shao-Gang ;
Tan, Chun-Jian ;
Zheng, Kai ;
Zhang, Guo-Qi ;
Tao, Lu-Qi ;
Chen, Xian-Ping .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (05) :2295-2300
[10]   Modeling of Wide Bandgap Power Semiconductor Devices-Part I [J].
Mantooth, Homer Alan ;
Peng, Kang ;
Santi, Enrico ;
Hudgins, Jerry L. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) :423-433