An Efficient, Variation Tolerant CNTFET Ternary Content Addressable Memory a PVT Variation Resilient Design

被引:1
作者
Subramanyam, M. V. [1 ]
Rao, Y. Mallikarjuna [1 ]
Basha, Shaik Javid [1 ]
机构
[1] Santhiram Engn Coll, Dept ECE, Nandyal, India
关键词
CNTFET; Ternary; CAM; VLSI and Nanoelectronics; TRANSISTORS INCLUDING NONIDEALITIES; FIELD-EFFECT TRANSISTOR; COMPACT SPICE MODEL; LOW-POWER; PERFORMANCE; CELL; TCAM; FET;
D O I
10.1007/s42341-024-00565-w
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Now-a-days, carbon nanotube field effect transistors (CNTFETs) are most auspicious and substitute to conventional complementary metal oxide semiconductor FETs (CMOSFETs). This because that CNTFETs have various advantages such as reduced OFF current capacity, large stability, reduced power and large ballistic transport property over the CMOSFETs. Hence, in this paper, the ternary content addressable memory (TCAM) cell is proposed using the CNTFET technology to analyze the various performances such as delay, power dissipation and power delay product (PDP), respectively. The proposed TCAM cell is developed in HSPICE simulator at 32 nm technology node using CNTFET SPICE model. The simulations shows that CNTFET TCAM cell improved the overall performance by 55.07% than the conventional CMOS based TCAM cell. The impact of process, voltage, and temperature (PVT) variations on performance of the presented TCAM cell is also investigated. It is shown that the presented TCAM cell exhibits the least amount of performance variance for PVT variations.
引用
收藏
页码:811 / 818
页数:8
相关论文
共 29 条
[1]   An efficient GNRFET-based circuit design of ternary half-adder [J].
Abbasian, Erfan ;
Orouji, Maedeh ;
Anvari, Sana Taghipour .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 170
[2]   A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs [J].
Abbasian, Erfan ;
Sofimowloodi, Sobhan .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (11) :14365-14379
[3]   Design of hardened flip-flop using Schmitt trigger-based SEM latch in CNTFET technology [J].
Badugu, Divya Madhuri ;
Sunithamani, S. ;
Shaik, Javid Basha ;
Vobulapuram, Ramesh Kumar .
CIRCUIT WORLD, 2021, 47 (01) :51-59
[4]   High performance silicon nanowire field effect transistors [J].
Cui, Y ;
Zhong, ZH ;
Wang, DL ;
Wang, WU ;
Lieber, CM .
NANO LETTERS, 2003, 3 (02) :149-152
[5]   Impact of energy quantisation in single electron transistor island on hybrid complementary metal oxide semiconductor-single electron transistor integrated circuits [J].
Dan, S. S. ;
Mahapatra, S. .
IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (05) :449-457
[6]  
Das D., 2012, PROGR VLSI DESIGN TE, V7373
[7]   Tunnel FET technology: A reliability perspective [J].
Datta, Suman ;
Liu, Huichu ;
Narayanan, Vijaykrishnan .
MICROELECTRONICS RELIABILITY, 2014, 54 (05) :861-874
[8]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3195-3205
[9]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3186-3194
[10]   Modeling and analysis of planar-gate electrostatic capacitance of 1-D FET with multiple cylindrical conducting channels [J].
Deng, Jie ;
Wong, H.-S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2377-2385