A Framework for Formal Verification and Validation of Railway Systems

被引：0
|
作者：
Benabbi, Yannis [1 ,2 ]
机构：
[1] IRIT INPT ENSEEIHT, 2 Rue Charles Camichel, F-31000 Toulouse, France
[2] RATP, 54 Rue Roger Salengro, F-94724 Fontenay Sous Bois, France
来源：
RIGOROUS STATE-BASED METHODS, ABZ 2023 | 2023年 / 14010卷
关键词：
D O I：
10.1007/978-3-031-33163-3_28
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：371 / 374
页数：4
相关论文
共 50 条
  • [1] Validation of Railway Interlocking Systems by Formal Verification, A Case Study
    Bonacchi, Andrea
    Fantechi, Alessandro
    Bacherini, Stefano
    Tempestini, Matteo
    Cipriani, Leonardo
    SOFTWARE ENGINEERING AND FORMAL METHODS, 2014, 8368 : 237 - 252
  • [2] Using Formal Methods for Verification and Validation in Railway
    Reichl, Klaus
    Fischer, Tomas
    Tummeltshammer, Peter
    TESTS AND PROOFS, TAP 2016, 2016, 9762 : 3 - 13
  • [3] Formal Validation and Verification Framework for Model-Based and Adaptive Control Systems
    Guarro, Sergio
    Ozguner, Umit
    Aldemir, Tunc
    Knudson, Matt
    Kurt, Arda
    Yau, Michael
    Hejase, Mohammad
    Kwon, Steve
    NASA FORMAL METHODS, NFM 2016, 2016, 9690 : 227 - 233
  • [4] A formal approach for the construction and verification of railway control systems
    Haxthausen, Anne E.
    Peleska, Jan
    Kinder, Sebastian
    FORMAL ASPECTS OF COMPUTING, 2011, 23 (02) : 191 - 219
  • [5] A Formal Approach to Safety Verification of Railway Signaling Systems
    Russo, Aryldo G., Jr.
    Ladenberger, Lukas
    2012 PROCEEDINGS - ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM (RAMS), 2012,
  • [6] A synthesized framework for formal verification of computing systems
    Bogunovic, N
    Grudenic, I
    Pek, E
    CCCT 2003, VOL6, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: III, 2003, : 257 - 262
  • [7] FORMAL VALIDATION METHOD FOR COMPUTERIZED RAILWAY INTERLOCKING SYSTEMS
    Antoni, Marc
    CIE: 2009 INTERNATIONAL CONFERENCE ON COMPUTERS AND INDUSTRIAL ENGINEERING, VOLS 1-3, 2009, : 1532 - 1541
  • [8] Formal verification and validation of interactive systems specifications -: From informal specifications to formal validation
    Aït-Ameur, Y
    Breholée, B
    Girard, P
    Guittet, L
    Jambon, F
    HUMAN ERROR, SAFETY AND SYSTEMS DEVELOPMENT, 2004, 152 : 61 - 76
  • [9] Formal verification of protocol specified in LTS for railway signalling systems
    Lee, JH
    Hwang, JG
    Yoon, YG
    Park, GT
    COMPUTERS IN RAILWAY SIX, 2004, 15 : 627 - 636
  • [10] A Formal Framework for Compositional Verification of Organic Computing Systems
    Nafz, Florian
    Seebach, Hella
    Steghoefer, Jan-Philipp
    Baeumler, Simon
    Reif, Wolfgang
    AUTONOMIC AND TRUSTED COMPUTING, 2010, 6407 : 17 - 31
12345