MINI Logic 1-Bit Adder: A Comparison with Hybrid NMOS-Memristor-Logic Styles Using Ta2O5/Al2O3 Based RRAM Device

被引:0
作者
Nithya, Natarajan [1 ]
Paramasivam, Kuppusamy [1 ]
机构
[1] Kumaraguru Coll Technol, Dept Elect & Elect Engn, Coimbatore 641049, India
关键词
adder; CMOS; logic circuits; memristor; thin; film devices; CMOS;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
study addresses the demand for more efficient logic circuits by focusing on reducing area, power consumption, and delay. As conventional CMOS technology faces scaling and efficiency limitations, integrating emerging memory technologies like Resistive Random Access Memory (RRAM), also known as memristor, offers a promising solution. By replacing conventional PMOS transistors with memristors in CMOS logic, the study leverages the high-off resistance and low-voltage operation of RRAM devices to develop more compact and energy-efficient circuits. The proposed RRAM device is a Metal-Insulator-Metal structure fabricated with Platinum electrodes, Aluminum Oxide and Tantalum Pentoxide insulator layers. It operates with set and reset voltages of 1 V, and its current-voltage characteristics were theoretically modeled using the VTEAM model. A Memristor-based Imply and N-Imply(MINI) logic approach is introduced for XNOR, XOR and 2X1 Multiplexer designs and compared with three other hybrid NMOS-Memristor logics. Implementing 36 different 1-bit adder circuits in the Cadence Virtuoso 45 nm technology, the study evaluates area efficiency, power consumption, and delay. Results show that the memristor-based MINI logic designs are more area and powerefficient than traditional CMOS-based full adders and various optimized CMOS and memristor-based logics. This research underscores the potential of the proposed RRAM device integration in advanced hybrid logic design.
引用
收藏
页码:33 / 44
页数:12
相关论文
共 30 条
[1]   Ultra-low power logic in memory with commercial grade memristors and FPGA-based smart-IMPLY architecture [J].
Benatti, Lorenzo ;
Zanotti, Tommaso ;
Pavan, Paolo ;
Puglisi, Francesco Maria .
MICROELECTRONIC ENGINEERING, 2023, 280
[2]  
Cadence Design Systems Inc., 2024, Cadence software
[3]   BDD-based synthesis approach for in-memory logic realization utilizing Memristor Aided loGIC (MAGIC) [J].
Chakraborty, Anindita ;
Gupta, Partha Sarathi ;
Singh, Ritika ;
Das, Rakesh ;
Rahaman, Hafizur .
INTEGRATION-THE VLSI JOURNAL, 2021, 81 :254-267
[4]   In-memory designing of Delay and Toggle flip-flops utilizing Memristor Aided loGIC (MAGIC) [J].
Chakraborty, Anindita ;
Saurabh, Vivek ;
Gupta, Partha Sarathi ;
Kumar, Rituraj ;
Majumdar, Saikat ;
Das, Smriti ;
Rahaman, Hafizur .
INTEGRATION-THE VLSI JOURNAL, 2019, 66 :24-34
[5]   Memristor-CMOS logic and digital computational components [J].
Cho, Kyoungrok ;
Lee, Sang-Jin ;
Eshraghian, Kamran .
MICROELECTRONICS JOURNAL, 2015, 46 (03) :214-220
[6]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[7]   Combinational logic circuits based on a power- and area-efficient memristor with low variability [J].
Ghodke, Shruti Sandip ;
Kumar, Sanjay ;
Yadav, Saurabh ;
Dhakad, Narendra Singh ;
Mukherjee, Shaibal .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2024, 23 (01) :188-207
[8]   Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology [J].
Guitarra, S. ;
Taco, R. ;
Gavilanez, M. ;
Yepez, J. ;
Espinoza, U. .
SOLID-STATE ELECTRONICS, 2023, 207
[9]   Resistive Random Access Memory: A Review of Device Challenges [J].
Gupta, Varshita ;
Kapur, Shagun ;
Saurabh, Sneh ;
Grover, Anuj .
IETE TECHNICAL REVIEW, 2020, 37 (04) :377-390
[10]   Al2O3 interfacial layer derived hybrid conductive filament for the reliability enhancement of Ta2O5-based resistive random access memory [J].
Han, Seung Woo ;
Shin, Moo Whan .
JOURNAL OF ALLOYS AND COMPOUNDS, 2023, 960