Circuit Partitioning for Multi-Core Quantum Architectures with Deep Reinforcement Learning

被引:0
|
作者
Pastor, Arnau [1 ]
Escofet, Pau [1 ]
Ben Rached, Sahar [1 ]
Alarcon, Eduard [1 ]
Barlet-Ros, Pere [1 ]
Abadal, Sergi [1 ]
机构
[1] Univ Politecn Cataluna, Barcelona, Spain
来源
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024 | 2024年
基金
欧洲研究理事会;
关键词
Quantum Computing; Quantum Circuit Mapping; Multi-Core Quantum Computers; Deep Reinforcement Learning;
D O I
10.1109/ISCAS58744.2024.10557956
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Quantum computing holds immense potential for solving classically intractable problems by leveraging the unique properties of quantum mechanics. The scalability of quantum architectures remains a significant challenge. Multi-core quantum architectures are proposed to solve the scalability problem, arising a new set of challenges in hardware, communications and compilation, among others. One of these challenges is to adapt a quantum algorithm to fit within the different cores of the quantum computer. This paper presents a novel approach for circuit partitioning using Deep Reinforcement Learning, contributing to the advancement of both quantum computing and graph partitioning. This work is the first step in integrating Deep Reinforcement Learning techniques into Quantum Circuit Mapping, opening the door to a new paradigm of solutions to such problems.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Multi-core Power Management Through Deep Reinforcement Learning
    Tian, Zhongyuan
    Chen, Lin
    Li, Xiao
    Feng, Jun
    Xu, Jiang
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [2] Mapping quantum algorithms to multi-core quantum computing architectures
    Ovide, Anabel
    Rodrigo, Santiago
    Bandic, Medina
    Van Someren, Hans
    Feld, Sebastian
    Abadal, Sergi
    Alarcon, Eduard
    Almudever, Carmen G.
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [3] Dynamic Reliability Management for Multi-Core Processor Based on Deep Reinforcement Learning
    Sun, Zeyu
    Zhou, Han
    Tan, Sheldon X-D
    2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 217 - 220
  • [4] Reinforcement learning for optimization of variational quantum circuit architectures
    Ostaszewski, Mateusz
    Trenkwalder, Lea M.
    Masarczyk, Wojciech
    Scerri, Eleanor
    Dunjko, Vedran
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 34 (NEURIPS 2021), 2021, 34
  • [5] Heterogeneous multi-core architectures
    Mitra, Tulika
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 51 - 62
  • [6] AN INVESTIGATION OF PARALLEL MEMETIC ALGORITHMS FOR VLSI CIRCUIT PARTITIONING ON MULTI-CORE COMPUTERS
    Armstrong, E.
    Grewal, G.
    Areibi, S.
    Darlington, G.
    2010 23RD CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2010,
  • [7] Multi-core Architectures and Streaming Applications
    Smit, Gerard J. M.
    Kokkeler, Andre B. J.
    Wolkotte, Pascal T.
    de Burgwal, Marcel D. van
    SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, 2008, : 35 - 42
  • [8] Scheduling Techniques for Multi-Core Architectures
    Hatanaka, Akira
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 865 - 870
  • [9] Data Marshaling for Multi-core Architectures
    Suleman, M. Aater
    Mutlu, Onur
    Joao, Jose A.
    Khubaib
    Patt, Yale N.
    ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 441 - 450
  • [10] DeepPower: Deep Reinforcement Learning based Power Management for Latency Critical Applications in Multi-core Systems
    Zhang, Jingrun
    Yu, Guangba
    He, Zilong
    Ai, Liang
    Chen, Pengfei
    PROCEEDINGS OF THE 52ND INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, ICPP 2023, 2023, : 327 - 336