TransMap: An Efficient CGRA Mapping Framework via Transformer and Deep Reinforcement Learning

被引:2
作者
Li, Jingyuan [1 ]
Dai, Yuan [1 ]
Hu, Yihan [1 ]
Li, Jiangnan [1 ]
Yin, Wenbo [1 ]
Tao, Jun [1 ]
Wang, Lingli [1 ]
机构
[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China
来源
2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024 | 2024年
关键词
CGRA; Temporal mapping; Transformer; Reinforcement learning; Compiler; DATA-FLOW GRAPH;
D O I
10.1109/IPDPSW63119.2024.00122
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Coarse-grained reconfigurable architectures (CGRAs) are garnering increasing attention as domain-specific accelerators owing to their high flexibility and energy efficiency. Mapping encompasses both placement and routing, constituting a crucial part of the CGRA toolchain. Achieving high mapping quality while minimizing mapping time has been a key objective. In this paper, we propose TransMap, an efficient CGRA mapping framework. TransMap enhances the graph representation by incorporating position and type embeddings of Data Flow Graphs (DFGs) and CGRAs. The transformer encoder serves as a graph learner, extracting attention relationships between nodes and edges in the graph representation. Concurrently, a deep reinforcement learning agent is developed to decode the global attention information embedded in the transformer output. Through the integrated learning of the transformer and deep reinforcement learning, experiments demonstrate that our approach exhibits superior performance in mapping quality and compilation time compared to state-of-the-art mapping algorithms.
引用
收藏
页码:626 / 633
页数:8
相关论文
共 39 条
[1]   Less for More: Reducing Intra-CGRA Connectivity for Higher Performance and Efficiency in HPC [J].
Adhi, Boma ;
Cortes, Carlos ;
Del Sozzo, Emanuele ;
Ueno, Tomohiro ;
Tan, Yiyu ;
Kojima, Takuya ;
Podobas, Artur ;
Sano, Kentaro .
2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, :452-459
[2]  
Cai D, 2020, AAAI CONF ARTIF INTE, V34, P7464
[3]  
Chang AXM, 2022, Arxiv, DOI arXiv:2205.13675
[4]   Graph Minor Approach for Application Mapping on CGRAs [J].
Chen, Liang ;
Mitra, Tulika .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (03)
[5]   An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping [J].
Chin, S. Alexander ;
Anderson, Jason H. .
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
[6]  
Chin SA, 2017, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2017.7995277
[7]  
Choromanski K. M., INT C LEARN REPR
[8]   An Energy-Efficient Integrated Programmable Array Accelerator and Compilation Flow for Near-Sensor Ultralow Power Processing [J].
Das, Satyajit ;
Martin, Kevin J. M. ;
Rossi, Davide ;
Coussy, Philippe ;
Benini, Luca .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (06) :1095-1108
[9]  
Dosovitskiy A, 2021, Arxiv, DOI arXiv:2010.11929
[10]  
Dwivedi VP, 2022, J MACH LEARN RES, V23