Implementation and integration of NTT/INTT accelerator on RISC-V for CRYSTALS-Kyber

被引:1
|
作者
Dolmeta, Alessandra [1 ]
Martina, Maurizio [1 ]
Valpreda, Emanuele [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Turin, Italy
关键词
Post-Quantum cryptography; CRYSTALS-Kyber; Keccak; RISC-V;
D O I
10.1145/3637543.3652872
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a comprehensive study on the implementation of a RISC-V-based memory-mapped accelerator designed for Number Theoretic Transform (NTT) and Inverse Number Theoretic Transform (INTT) operations within the context of the post-quantum cryptographic algorithm CRYSTALS-Kyber. The primary focus lies in the performance evaluation of the algorithm, with a particular emphasis on minimizing the overhead associated with transferring data between the core and the implemented IP. The analysis includes a deep dive into the intricacies of data transfer, leveraging Direct Memory Access (DMA) to efficiently reduce overhead. The evaluation results show that our approach, when applied to a X-HEEP core, achieves up to 15.7x and 19.6x improvement in cycle count for NTT and INTT respectively, compared to the base software implementation. To this end, we also demonstrate the efficacy of the proposed memory-mapped accelerator in enhancing the overall performance of CRYSTALS-Kyber, thereby contributing to the advancement of secure cryptographic systems in the post-quantum era.
引用
收藏
页码:59 / 62
页数:4
相关论文
共 50 条
  • [31] RISC-V Barrel Processor for Accelerator Control
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212
  • [32] A side-channel attack on a masked hardware implementation of CRYSTALS-Kyber
    Ji, Yanning
    Dubrova, Elena
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2025, 15 (01)
  • [33] A Side-Channel Attack on a Masked Hardware Implementation of CRYSTALS-Kyber
    Ji, Yanning
    Dubrova, Elena
    PROCEEDINGS OF THE 2023 WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY, ASHES 2023, 2023, : 27 - 37
  • [34] A Configurable CRYSTALS-Kyber Hardware Implementation with Side-Channel Protection
    Jati, Arpan
    Gupta, Naina
    Chattopadhyay, Anupam
    Sanadhya, Somitra Kumar
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (02)
  • [35] A Fast and Compact RISC-V Accelerator for Ascon and Friends
    Steinegger, Stefan
    Primas, Robert
    SMART CARD RESEARCH AND ADVANCED APPLICATIONS, CARDIS 2020, 2021, 12609 : 53 - 67
  • [36] An Automated Compiler for RISC-V Based DNN Accelerator
    Wu, Zheng
    Xie, Wuzhen
    Yi, Xiaoling
    Yang, Haitao
    Pu, Ruiyao
    Xiong, Xiankui
    Yao, Haidong
    Chen, Chixiao
    Tao, Jun
    Yang, Fan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3097 - 3101
  • [37] Isa extensions for finite field arithmetic accelerating kyber and newhope on risc-v
    Alkim E.
    Evkan H.
    Lahr N.
    Niederhagen R.
    Petri R.
    1600, Ruhr-University of Bochum (2020): : 219 - 242
  • [38] Towards a Lightweight CRYSTALS-Kyber in FPGAs: an Ultra-lightweight BRAM-free NTT Core
    Ni, Ziying
    Khalid, Ayesha
    Liu, Weiqiang
    O'Neill, Maire
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [39] Lightweight Extension of RISC-V Core for NTT-like Algorithms
    Wygrzywalski, Mateusz
    Szczygiel, Robert
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 241 - 242
  • [40] GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator
    Gray, Jan
    2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 17 - 20