SwInt: A Non-Blocking Switch-Based Silicon Photonic Interposer Network for 2.5D Machine Learning Accelerators

被引:0
作者
Taheri, Ebadollah [1 ]
Mahdian, Mohammad Amin [1 ]
Pasricha, Sudeep [1 ]
Nikdast, Mahdi [1 ]
机构
[1] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
基金
美国国家科学基金会;
关键词
Chiplets; Optical switches; Bandwidth; Optical waveguides; Energy efficiency; Silicon photonics; Computer architecture; 2.5D networks; ML accelerators; chiplet systems; energy-efficiency; interposer network; COMPUTING SYSTEMS; PERFORMANCE;
D O I
10.1109/JETCAS.2024.3429354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The surging demand for machine learning (ML) applications has emphasized the pressing need for efficient ML accelerators capable of addressing the computational and energy demands of increasingly complex ML models. However, the conventional monolithic design of large-scale ML accelerators on a single chip often entails prohibitively high fabrication costs. To address this challenge, this paper proposes a 2.5D chiplet-based architecture based on a silicon photonic interposer, called SwInt, to enable high bandwidth, low latency, and energy-efficient data movement on the interposer, for ML applications. Existing silicon photonic interposer implementations suffer from high power consumption attributed to their inefficient network designs, primarily relying on bus-based communication. Bus-based communication is not scalable, as it suffers from high power consumption of the optical laser due to cumulative losses on the readers and writers when the bandwidth per waveguide (i.e., wavelength division multiplexing degree) increases or the number of processing elements in ML accelerators scales up. SwInt incorporates a novel switch-based network designed using Mach-Zehnder Interferometer (MZI)-based switch cells for offering scalable interposer communication and reducing power consumption. The designed switch architecture avoids blocking using an efficient design, while minimizing the number of stages to offer a low-loss switch. Furthermore, the MZI switch cells are designed with a dividing state, enabling energy-efficient broadcast communication over the interposer and supporting broadcasting demand in ML accelerators. Additionally, we optimized and fabricated silicon photonic devices, Microring Resonators (MRRs) and MZIs, which are integral components of our network architecture. Our analysis shows that SwInt achieves, on average, 62% and 64% improvement in power consumption under, respectively, unicast and broadcast communication, resulting in 59.7% energy-efficiency improvement compared to the state-of-the-art silicon photonic interposers specifically designed for ML accelerators.
引用
收藏
页码:520 / 533
页数:14
相关论文
共 8 条
  • [1] Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
    Sunny, Febin
    Taheri, Ebadollah
    Nikdast, Mahdi
    Pasricha, Sudeep
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [2] Machine Learning Accelerators in 2.5D Chiplet Platforms with Silicon Photonics
    Sunny, Febin
    Taheri, Ebadollah
    Nikdast, Mahdi
    Pasricha, Sudeep
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [3] Modular architecture for fully non-blocking silicon photonic switch fabric
    Nikolova, Dessislava
    Calhoun, David M.
    Liu, Yang
    Rumley, Sebastien
    Novack, Ari
    Baehr-Jones, Tom
    Hochberg, Michael
    Bergman, Keren
    MICROSYSTEMS & NANOENGINEERING, 2017, 3
  • [4] ReSiPI: A Reconfigurable Silicon-Photonic 2.5D Chiplet Network with PCMs for Energy-Efficient Interposer Communication
    Taheri, Ebadollah
    Pasricha, Sudeep
    Nikdast, Mahdi
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [5] Strictly Non-blocking 4x4 Silicon Electro-optic Switch Based on a Double Layer Network Architecture
    Guo, Zhanzhi
    Lu, Liangjun
    Zhao, Shuoyi
    Zhou, Linjie
    Chen, Jianping
    2016 IEEE 13TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2016, : 68 - 69
  • [6] Calibration-Free Silicon Photonic Non-Blocking 6 x 6 Mach-Zehnder Switch
    Lyu, Linyan
    Song, Lijia
    Gao, Chun
    Liu, Weixi
    Li, Huan
    Shi, Yaocheng
    Dai, Daoxin
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (07) : 2422 - 2428
  • [7] Ultra-compact and low loss silicon-photonic rearrangeable non-blocking perfect shuffle-exchange network
    Peng, Zheng
    Feng, Junbo
    Du, Te
    Ma, Hansi
    Cheng, Wei
    Wang, Yan
    Zang, Shengyin
    Cheng, Hao
    Ren, Xiaodong
    Shuai, Yubei
    Liu, Hao
    Wu, Jiagui
    Yang, Junbo
    OPTIK, 2022, 269
  • [8] N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip
    Geng, Minming
    Tang, Zhenhua
    Chang, Kan
    Huang, Xufang
    Zheng, Jiali
    OPTICS COMMUNICATIONS, 2017, 383 : 472 - 477