Single- and Multiswitch Fault-Tolerant Inverter Topology With Preserved Output Power and Extreme Learning Machine Fault Detector

被引:2
作者
Akbari, Amirhosein [1 ]
Ebrahimi, Javad [1 ]
Bakhshai, Alireza [1 ]
机构
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Inverters; Switches; Circuit faults; Fault tolerant systems; Fault tolerance; Reliability; Topology; Extreme learning machine (ELM); fault detection; fault-tolerant; multilevel inverter (MLI); reliability; switch faults; REDUCED DEVICE COUNT; MULTILEVEL INVERTER; MODULATION SCHEME; RELIABILITY; CONVERTER; SWITCHES;
D O I
10.1109/TPEL.2024.3416347
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Open-circuit and short-circuit faults in switches affect the availability of inverters for high-reliability applications such as military, aerospace, and industrial systems, where a continuous supply of power is crucial. In this article, a five-level inverter structure is proposed that can handle both open-circuit and short-circuit faults for single- and multiswitches. In both healthy and faulty operations, the proposed inverter maintains the rated output power and efficiency. In addition to being a reliable and appropriate candidate for emergency loads, the proposed fault-tolerant inverter topology (FTIT) has several promising features, such as a low number of employed devices, a higher efficiency, and a lower total standing voltage. To demonstrate the superior performance of the proposed topology as compared to state-of-the-art structures, comprehensive comparisons have been made in terms of quantitative comparisons, efficiency, and cost. Moreover, this article performs a detailed reliability analysis to evaluate the proposed FTIT and compares its performance with that of other FTITs. Furthermore, a fault detection method based on an extreme learning machine is proposed for detecting the healthy and faulty operation of the proposed FTIT. Simulation and experimental results are presented for different faulty cases to verify the feasibility of the proposed fault-tolerant inverter topology.
引用
收藏
页码:13177 / 13198
页数:22
相关论文
共 50 条
[11]   A New Fault-Tolerant Multilevel Inverter Topology with Enhanced Reliability for PV Application [J].
Dhananjay Kumar ;
Rajesh Kumar Nema ;
Sushma Gupta ;
Savita Nema ;
Niraj Kumar Dewangan .
Arabian Journal for Science and Engineering, 2022, 47 :14841-14858
[12]   A New Fault-Tolerant Multilevel Inverter Topology with Enhanced Reliability for PV Application [J].
Kumar, Dhananjay ;
Nema, Rajesh Kumar ;
Gupta, Sushma ;
Nema, Savita ;
Dewangan, Niraj Kumar .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) :14841-14858
[13]   Loss study and reliability analysis of a new reconfigurable fault-tolerant multilevel inverter topology [J].
Saketi, Sai Krishna ;
Chaturvedi, Pradyumn ;
Yadeo, Dharmendra ;
Atkar, Dipesh .
IET POWER ELECTRONICS, 2020, 13 (18) :4291-4303
[14]   A single-phase five-level multilevel inverter with rated power fault-tolerant feature [J].
Ramanarayana, Vemana ;
Rao, Kudithi Nageswara ;
Kumar, Balram ;
Naresh, S. V. K. .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 190
[15]   Model Predictive-Based Fault-Tolerant and Power Balancing Control for Cascaded H-Bridge Inverter [J].
Wang, Xiaogang ;
Zhao, Yongtian ;
Yang, Ru ;
Hu, Wei ;
Zou, Tao .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (05) :5257-5270
[16]   Design and Validation of Fault-Tolerant Boost Inverter Topology [J].
Siddique, Marif Daula ;
Sundararajan, Prasanth ;
Sahani, Mrutyunjaya ;
Bhujade, Rahul Sadanand ;
Dharani, Kolantla ;
Panda, Sanjib Kumar .
2024 IEEE INTERNATIONAL COMMUNICATIONS ENERGY CONFERENCE, INTELEC, 2024,
[17]   Active Power Decoupling Topology with Fault Tolerant Ability for a Single Phase Grid Connected Inverter [J].
Kumar, V. V. S. Pradeep ;
Fernandes, B. G. .
IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, :3423-3428
[18]   A Fault-Tolerant Power Conversion Topology for PMSG based Wind Power Systems [J].
Scarcella, G. ;
Scelba, G. ;
Pulvirenti, M. ;
Gaeta, A. .
2014 INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES (ICEM), 2014, :1688-1696
[19]   Development of a novel fault-tolerant reduced device count T-type multilevel inverter topology [J].
Kumar, Dhananjay ;
Nema, Rajesh Kumar ;
Gupta, Sushma .
INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2021, 132
[20]   A Single-Phase Multilevel Inverter Topology with Fault Tolerant Capability for Single and Multiple Switch Failures [J].
Sirsa, Aditya ;
Mittal, Arvind ;
Ojha, Amit .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2025, 50 (08) :5603-5618