Single- and Multiswitch Fault-Tolerant Inverter Topology With Preserved Output Power and Extreme Learning Machine Fault Detector

被引:0
|
作者
Akbari, Amirhosein [1 ]
Ebrahimi, Javad [1 ]
Bakhshai, Alireza [1 ]
机构
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7L 3N6, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Inverters; Switches; Circuit faults; Fault tolerant systems; Fault tolerance; Reliability; Topology; Extreme learning machine (ELM); fault detection; fault-tolerant; multilevel inverter (MLI); reliability; switch faults; REDUCED DEVICE COUNT; MULTILEVEL INVERTER; MODULATION SCHEME; RELIABILITY; CONVERTER; SWITCHES;
D O I
10.1109/TPEL.2024.3416347
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Open-circuit and short-circuit faults in switches affect the availability of inverters for high-reliability applications such as military, aerospace, and industrial systems, where a continuous supply of power is crucial. In this article, a five-level inverter structure is proposed that can handle both open-circuit and short-circuit faults for single- and multiswitches. In both healthy and faulty operations, the proposed inverter maintains the rated output power and efficiency. In addition to being a reliable and appropriate candidate for emergency loads, the proposed fault-tolerant inverter topology (FTIT) has several promising features, such as a low number of employed devices, a higher efficiency, and a lower total standing voltage. To demonstrate the superior performance of the proposed topology as compared to state-of-the-art structures, comprehensive comparisons have been made in terms of quantitative comparisons, efficiency, and cost. Moreover, this article performs a detailed reliability analysis to evaluate the proposed FTIT and compares its performance with that of other FTITs. Furthermore, a fault detection method based on an extreme learning machine is proposed for detecting the healthy and faulty operation of the proposed FTIT. Simulation and experimental results are presented for different faulty cases to verify the feasibility of the proposed fault-tolerant inverter topology.
引用
收藏
页码:13177 / 13198
页数:22
相关论文
共 50 条
  • [1] Fault-Tolerant Asymmetrical Multilevel Inverter With Preserved Output Power Under Post-Fault Operation
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gupta, Krishna Kumar
    Vahedi, Hani
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (07) : 6764 - 6773
  • [2] Single-Phase Five-Level Multiswitch Fault-Tolerant Inverter
    Prasadarao, K. V. S.
    Peddapati, Sankar
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (06) : 7336 - 7347
  • [3] Highly Resilient Fault-Tolerant Topology of Single-Phase Multilevel Inverter
    Jalhotra, Manik
    Sahu, Lalit Kumar
    Gupta, Shubhrata
    Gautam, Shivam Prakash
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (02) : 1915 - 1922
  • [4] A Novel Fault-Tolerant Multilevel Inverter With Preserved Output Integrity Under Post-Fault
    Zhang, Miao
    Deng, Shaoli
    Lu, Jianhang
    Zheng, Dali
    Yang, Ningrui
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (02) : 1793 - 1802
  • [5] A Highly Resilient Fault Tolerant Topology of Single Phase Multilevel Inverter
    Gautam, Shivam Prakash
    Jalhotra, Manik
    Sahu, Lalit Kumar
    Chander, Allamsetty Hema
    Bhajana, Veera Venkata Subrahmanya Kumar
    IEEE ACCESS, 2023, 11 : 136934 - 136946
  • [6] A Multiphase Fault-Tolerant MLI With Preserved Rated Output for Emergency Load Applications
    Kumar, Balram
    Peddapati, Sankar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2023, 11 (05) : 4989 - 5000
  • [7] A Fault-Tolerant Multilevel Inverter Topology With Preserved Output Power and Voltage Levels Under Pre- and Postfault Operation
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gupta, Krishna Kumar
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (07) : 5756 - 5764
  • [8] A fault-tolerant modular multilevel inverter topology
    Kumar, Maddugari Santosh
    Borghate, Vijay B.
    Karasani, Raghavendra Reddy
    Sabyasachi, Sidharth
    Suryawanshi, Hiralal M.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (05) : 1028 - 1043
  • [9] An Open-Circuit Fault-Tolerant Asymmetric Half-Bridge Dual-Output Converter With Topology Reconstruction
    Lyu, Pingyuan
    Huang, Jiangming
    Chen, Guipeng
    Cui, Wenfeng
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (07) : 6754 - 6764
  • [10] Fault-Tolerant Analysis-Based Performance Assessment of Single-Phase Multilevel Inverter Topologies With Reduced Switch Count
    Siddique, Marif Daula
    Sundararajan, Prasanth
    Sahani, Mrutyunjaya
    Panda, Sanjib Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2025, 13 (01) : 147 - 161