Implementation of an FPGA-Based 3D Shape Measurement System Using High-Level Synthesis

被引:0
作者
Kim, Tae-Hyeon [1 ]
Lee, Hyunki [2 ]
Ok, Seung-Ho [3 ]
机构
[1] Dong eui Univ, Dept Artificial Intelligence, Busan 47340, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol DGIST, Div Intelligent Robot, Daegu 42988, South Korea
[3] Dong eui Univ, Dept Robot Automat Engn, Busan 47340, South Korea
关键词
3D shape measurement; phase measuring profilometry (PMP); FPGA; high-level synthesis (HLS); real-time processing; REAL-TIME; PHASE; PROFILOMETRY;
D O I
10.3390/electronics13163282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional(3D) shape measurement using point clouds has recently gained significant attention. Phase measuring profilometry (PMP) is widely preferred for its robustness against external lighting changes and high-precision results. However, PMP suffers from long computation times due to complex calculations and its high memory usage. It also faces a 2 pi ambiguity issue, as the measured phase is limited to the 2 pi range. This is typically resolved using dual-wavelength methods. However, these methods require separate measurements of phase changes at two wavelengths, increasing the data processing volume and computation times. Our study addresses these challenges by implementing a 3D shape measurement system on a System-on-Chip (SoC)-type Field-Programmable Gate Array (FPGA). We developed a PMP algorithm with dual-wavelength methods, accelerating it through high-level synthesis (HLS) on the FPGA. This hardware implementation significantly reduces computation time while maintaining measurement accuracy. The experimental results demonstrate that our system operates correctly on the SoC-type FPGA, achieving computation speeds approximately 11.55 times higher than those of conventional software implementations. Our approach offers a practical solution for real-time 3D shape measurement, potentially benefiting applications in fields such as quality control, robotics, and computer vision.
引用
收藏
页数:14
相关论文
共 31 条
[1]   FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption [J].
Agrawal, Rashmi ;
de Castro, Leo ;
Yang, Guowei ;
Juvekar, Chiraag ;
Yazicigil, Rabia ;
Chandrakasan, Anantha ;
Vaikuntanathan, Vinod ;
Joshi, Ajay .
2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, :882-895
[2]   Temporal Phase Unwrapping Based on Unequal Phase-Shifting Code [J].
An, Haihua ;
Cao, Yiping ;
Li, Hongmei ;
Zhang, Hechen .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2023, 32 :1432-1441
[3]   Indentation measurements on the eardrum with automated projection moire profilometry [J].
Buytaert, J. A. N. ;
Aernouts, J. E. F. ;
Dirckx, J. J. J. .
OPTICS AND LASERS IN ENGINEERING, 2009, 47 (3-4) :301-309
[4]   Heterodyne moire surface profilometry [J].
Chang, Wei-Yao ;
Hsu, Fan-Hsi ;
Chen, Kun-Huang ;
Chen, Jing-Heng ;
Hsu, Ken Y. .
OPTICS EXPRESS, 2014, 22 (03) :2845-2852
[5]   Quality-guided spatial phase unwrapping algorithm for fast three-dimensional measurement [J].
Chen, Ke ;
Xi, Jiangtao ;
Yu, Yanguang .
OPTICS COMMUNICATIONS, 2013, 294 :139-147
[6]  
구자명, 2011, [Journal of the Semiconductor & Display Technology, 반도체디스플레이기술학회지], V10, P17
[7]  
구자명, 2015, [Journal of the Korea Institute Of Information and Communication Engineering, 한국정보통신학회논문지], V19, P1485, DOI 10.6109/jkiice.2015.19.6.1485
[8]   Onboard Processing With Hybrid and Reconfigurable Computing on Small Satellites [J].
George, Alan D. ;
Wilson, Christopher M. .
PROCEEDINGS OF THE IEEE, 2018, 106 (03) :458-470
[9]  
Ghiglia DC., 1998, 2 DIMENSIONAL PHASE
[10]   An Overlay Accelerator of DeepLab CNN for Spacecraft Image Segmentation on FPGA [J].
Guo, Zibo ;
Liu, Kai ;
Liu, Wei ;
Sun, Xiaoyao ;
Ding, Chongyang ;
Li, Shangrong .
REMOTE SENSING, 2024, 16 (05)