A Feature Map Lossless Compression Framework for Convolutional Neural Network Accelerators

被引:0
|
作者
Zhang, Zekun [1 ,2 ]
Jiao, Xin [2 ]
Xu, Chengyu [2 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
[2] SenseTime Res, Shanghai, Peoples R China
来源
2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024 | 2024年
关键词
Feature map compression; deep learning; convolutional neural networks; hardware acceleration;
D O I
10.1109/AICAS59952.2024.10595980
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper proposes a predictor-based lossless compression algorithm for the feature maps present within convolutional neural networks (CNNs), which provides the possibility to solve the system bandwidth bottleneck and excessive power consumption problem of hardware acceleration. It is also an algorithm-hardware co-design methodology, yielding a hardware-friendly compression approach with low power consumption. The performance of the algorithm is evaluated in the detection, recognition, and segment CNN tasks respectively. Results show that an average compression ratio of 3.03x and a gain of nearly 50% over existing methods can be achieved for VGG-16; 2.78x and a gain of around 51% for ResNet-18; 2.45 and a gain of nearly 38% for SegNet.
引用
收藏
页码:422 / 426
页数:5
相关论文
共 50 条
  • [1] Sparse convolutional neural network acceleration with lossless input feature map compression for resource-constrained systems
    Kwon, Jisu
    Kong, Joonho
    Munir, Arslan
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2022, 16 (01) : 29 - 43
  • [2] Extended Bit-Plane Compression for Convolutional Neural Network Accelerators
    Cavigelli, Lukas
    Benini, Luca
    2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 279 - 283
  • [3] Area Efficient Compression for Floating-Point Feature Maps in Convolutional Neural Network Accelerators
    Yan, Bai-Kui
    Ruan, Shanq-Jang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 746 - 750
  • [4] ASC: Adaptive Scale Feature Map Compression for Deep Neural Network
    Yao, Yuan
    Chang, Tian-Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (03) : 1417 - 1428
  • [5] CNN Inference Accelerators with Adjustable Feature Map Compression Ratios
    Tsai, Yu-Chih
    Liu, Chung-Yueh
    Wang, Chia-Chun
    Hsu, Tsen-Wei
    Liu, Ren-Shuo
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 631 - 634
  • [6] Enhancement of Convolutional Neural Network Hardware Accelerators Efficiency Using Sparsity Optimization Framework
    Kurapati, Hemalatha
    Ramachandran, Sakthivel
    IEEE ACCESS, 2024, 12 : 86034 - 86042
  • [7] Improving Memory Utilization in Convolutional Neural Network Accelerators
    Jokic, Petar
    Emery, Stephane
    Benini, Luca
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (03) : 77 - 80
  • [8] A Feature Compression Technique for Anomaly Detection Using Convolutional Neural Networks
    Liu, Shuyong
    Jiang, Hongrui
    Li, Sizhao
    Yang, Yang
    Shen, Linshan
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 40 - 43
  • [9] EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators
    Cavigelli, Lukas
    Rutishauser, Georg
    Benini, Luca
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (04) : 723 - 734
  • [10] An evolutionary framework for designing adaptive convolutional neural network
    Mishra, Vidyanand
    Kane, Lalit
    EXPERT SYSTEMS WITH APPLICATIONS, 2023, 224