Large circuit models: opportunities and challenges

被引:2
作者
Chen, Lei [5 ]
Chen, Yiqi [7 ]
Chu, Zhufei [6 ]
Fang, Wenji [3 ]
Ho, Tsung-Yi [1 ]
Huang, Ru [7 ,11 ]
Huang, Yu [4 ]
Khan, Sadaf [1 ]
Li, Min [5 ]
Li, Xingquan [9 ]
Li, Yu [1 ]
Liang, Yun [7 ]
Liu, Jinwei [1 ]
Liu, Yi [1 ]
Lin, Yibo [7 ]
Luo, Guojie [8 ]
Pan, Hongyang [2 ]
Shi, Zhengyuan [1 ]
Sun, Guangyu [7 ]
Tsaras, Dimitrios [5 ]
Wang, Runsheng [7 ]
Wang, Ziyi [1 ]
Wei, Xinming [8 ]
Xie, Zhiyao [3 ]
Xu, Qiang [1 ]
Xue, Chenhao [7 ]
Yan, Junchi [10 ]
Yang, Jun [11 ]
Yu, Bei [1 ]
Yuan, Mingxuan [5 ]
Young, Evangeline F. Y. [1 ]
Zeng, Xuan [2 ]
Zhang, Haoyi [7 ]
Zhang, Zuodong [7 ]
Zhao, Yuxiang [7 ]
Zhen, Hui-Ling [5 ]
Zheng, Ziyang [1 ]
Zhu, Binwu [1 ]
Zhu, Keren [1 ]
Zou, Sunan [8 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong 999077, Peoples R China
[2] Fudan Univ, Sch Microelect, State Key Lab Integrated Chips & Syst, Shanghai 200433, Peoples R China
[3] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong 999077, Peoples R China
[4] Huawei HiSilicon, Shenzhen 518129, Peoples R China
[5] Huawei Noahs Ark Lab, Hong Kong 999077, Peoples R China
[6] Ningbo Univ, Fac Elect Engn & Comp Sci, Ningbo 315211, Peoples R China
[7] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[8] Peking Univ, Sch Comp Sci, Beijing 100871, Peoples R China
[9] Peng Cheng Lab, Shenzhen 518052, Peoples R China
[10] Shanghai Jiao Tong Univ, Inst Artificial Intelligence, Shanghai 200240, Peoples R China
[11] Southeast Univ, Sch Integrated Circuits, Nanjing 210096, Peoples R China
关键词
AI-rooted EDA; large circuit models (LCMs); multimodal circuit representation learning; circuit optimization; VLSI DESIGN; FRAMEWORK; METHODOLOGY; PERFORMANCE; PLACEMENT;
D O I
10.1007/s11432-024-4155-7
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Within the electronic design automation (EDA) domain, artificial intelligence (AI)-driven solutions have emerged as formidable tools, yet they typically augment rather than redefine existing methodologies. These solutions often repurpose deep learning models from other domains, such as vision, text, and graph analytics, applying them to circuit design without tailoring to the unique complexities of electronic circuits. Such an "AI4EDA" approach falls short of achieving a holistic design synthesis and understanding, overlooking the intricate interplay of electrical, logical, and physical facets of circuit data. This study argues for a paradigm shift from AI4EDA towards AI-rooted EDA from the ground up, integrating AI at the core of the design process. Pivotal to this vision is the development of a multimodal circuit representation learning technique, poised to provide a comprehensive understanding by harmonizing and extracting insights from varied data sources, such as functional specifications, register-transfer level (RTL) designs, circuit netlists, and physical layouts. We champion the creation of large circuit models (LCMs) that are inherently multimodal, crafted to decode and express the rich semantics and structures of circuit data, thus fostering more resilient, efficient, and inventive design methodologies. Embracing this AI-rooted philosophy, we foresee a trajectory that transcends the current innovation plateau in EDA, igniting a profound "shift-left" in electronic design methodology. The envisioned advancements herald not just an evolution of existing EDA tools but a revolution, giving rise to novel instruments of design-tools that promise to radically enhance design productivity and inaugurate a new epoch where the optimization of circuit performance, power, and area (PPA) is achieved not incrementally, but through leaps that redefine the benchmarks of electronic systems' capabilities.
引用
收藏
页数:42
相关论文
共 297 条
[1]   Integrated CPU and L2 cache voltage scaling using machine learning [J].
AbouGhazaleh, Nevine ;
Ferreira, Alexandre ;
Rusu, Cosmin ;
Xu, Ruibin ;
Liberato, Frank ;
Childers, Bruce ;
Mosse, Daniel ;
Melhem, Rami .
ACM SIGPLAN NOTICES, 2007, 42 (07) :41-49
[2]   AutoDMP: Automated DREAMPlace-based Macro Placement [J].
Agnesina, Anthony ;
Rajvanshi, Puranjay ;
Yang, Tian ;
Pradipta, Geraldo ;
Jiao, Austin ;
Keller, Ben ;
Khailany, Brucek ;
Ren, Haoxing .
PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, :149-157
[3]   VLSI Placement Parameter Optimization using Deep Reinforcement Learning [J].
Agnesina, Anthony ;
Chang, Kyungwook ;
Lim, Sung Kyu .
2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
[4]  
Ahmad B, 2023, Arxiv, DOI arXiv:2302.01215
[5]  
Akers S. B., 1961, IRE T ELECTRON COM, V10, P604, DOI DOI 10.1109/TEC.1961.5219266
[6]   Wafer Map Defect Patterns Classification using Deep Selective Learning [J].
Alawieh, Mohamed Baker ;
Boning, Duane ;
Pan, David Z. .
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
[7]   GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks [J].
Alawieh, Mohamed Baker ;
Lin, Yibo ;
Zhang, Zaiwei ;
Li, Meng ;
Huang, Qixing ;
Pan, David Z. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (02) :373-385
[8]  
Alpert C J., 2008, Handbook of Algorithms for Physical Design Automation, DOI 10.1201/9781420013481
[9]   GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists [J].
Alrahis, Lilas ;
Sengupta, Abhrajit ;
Knechtel, Johann ;
Patnaik, Satwik ;
Saleh, Hani ;
Mohammad, Baker ;
Al-Qutayri, Mahmoud ;
Sinanoglu, Ozgur .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (08) :2435-2448
[10]   AI/ML algorithms and applications in VLSI design and technology [J].
Amuru, Deepthi ;
Zahra, Andleeb ;
Vudumula, Harsha V. ;
Cherupally, Pavan K. ;
Gurram, Sushanth R. ;
Ahmad, Amir ;
Abbas, Zia .
INTEGRATION-THE VLSI JOURNAL, 2023, 93