In -Memory Encryption using XOR-based Feistel Cipher in SRAM Array

被引:1
作者
Kavitha, S. [1 ]
Reniwal, B. S. [2 ]
机构
[1] Indian Inst Informat Technol Design & Mfg IIITDM, Chennai, Tamil Nadu, India
[2] Indian Inst Technol, Jodhpur, Rajasthan, India
来源
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024 | 2024年
关键词
SRAM; In memory computing (IMC); XOR; Encryption; Cryptography; Block ciphers; Feistel Cipher;
D O I
10.1109/ISCAS58744.2024.10558309
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Data security has become increasingly vital in modern computing systems, with the rise of sophisticated cyber threats and the widespread use of digital information. In-Memory Computing (IMC) has emerged as a promising approach to address data transfer bottlenecks and enhance computational efficiency. This work for the first time proposed an innovative method for in-memory data encryption utilizing the XOR-based Feistel cipher within a Static Random-Access Memory (SRAM) array. The XOR-based Feistel cipher offers simplicity and efficiency, making it an ideal candidate for in-memory encryption. We achieve data encryption without requiring the readout of the device state, leading to significant energy and delay savings over traditional computing-in-memory architectures. The effectiveness of the proposed method is demonstrated through extensive simulations and analysis, showcasing its robustness and efficiency in ensuring data security. Simulations results in 165 ps delay with a power consumption of 154 zW resulting in a PDP of 25.41 fJ. The proposed FC implementation features a 96.14% reduction in delay compared with the conventional FC computation.
引用
收藏
页数:5
相关论文
共 17 条
[1]   X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories [J].
Agrawal, Amogh ;
Jaiswal, Akhilesh ;
Lee, Chankyu ;
Roy, Kaushik .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) :4219-4232
[2]   IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array [J].
Ali, Mustafa ;
Jaiswal, Akhilesh ;
Kodge, Sangamesh ;
Agrawal, Amogh ;
Chakraborty, Indranil ;
Roy, Kaushik .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (08) :2521-2531
[3]   RISE: RISC-V SoC for En/Decryption Acceleration on the Edge for Homomorphic Encryption [J].
Azad, Zahra ;
Yang, Guowei ;
Agrawal, Rashmi ;
Petrisko, Daniel ;
Taylor, Michael ;
Joshi, Ajay .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (10) :1523-1536
[4]   Enabling Secure NVM-Based in-Memory Neural Network Computing by Sparse Fast Gradient Encryption [J].
Cai, Yi ;
Chen, Xiaoming ;
Tian, Lu ;
Wang, Yu ;
Yang, Huazhong .
IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (11) :1596-1610
[5]   A Lightweight FPGA Compatible Weak-PUF Primitive Based on XOR Gates [J].
Della Sala, Riccardo ;
Bellizia, Davide ;
Scotti, Giuseppe .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) :2972-2976
[6]  
Fan DL, 2017, MIDWEST SYMP CIRCUIT, P1109, DOI 10.1109/MWSCAS.2017.8053122
[7]   A Novel Encrypted Computing-in-Memory (eCIM) by Implementing Random Telegraph Noise (RTN) as Keys Based on 55 nm NOR Flash Technology [J].
Feng, Yang ;
Wu, Jixuan ;
Zhan, Xuepeng ;
Liu, Jing ;
Sun, Zhaohui ;
Zhang, Junyu ;
Kobayashi, Masaharu ;
Chen, Jiezhi .
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (09) :1455-1458
[8]  
Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
[9]   i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs [J].
Jaiswal, Akhilesh ;
Agrawal, Amogh ;
Ali, Mustafa F. ;
Sharmin, Saima ;
Roy, Kaushik .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) :4651-4659
[10]  
Labbe A., 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pII, DOI 10.1109/ISCAS.2004.1329352