A Novel Radiation-Hardened Level Shifter With dV/dt Noise Immunity for 600-V HVIC

被引:0
作者
Lu, Yu [1 ,2 ,3 ]
Cai, Xiaowu [1 ,3 ]
Dang, Jianying [1 ,2 ,3 ]
Wang, Xupeng [1 ,2 ,3 ]
Li, Bo [1 ,3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Integrated Circuits, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Key Lab Sci & Technol Silicon Devices, Beijing 100029, Peoples R China
关键词
Noise; Threshold voltage; Logic gates; Flip-flops; Radiation hardening (electronics); Resistors; Leakage currents; High-voltage gate drive integrated circuit (HVIC); level shifter (LS); noise immunity; radiation hardened; total-ionizing-dose (TID) irradiation; LEAKAGE CURRENT; VOLTAGE; DESIGN;
D O I
10.1109/TNS.2024.3434338
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article investigates the degradation mechanism in dV/dt noise immunity robustness of traditional resistive load level shifters (LSs) under total-ionizing-dose (TID) irradiation and proposes a novel radiation-hardened nMOS-R cross-coupled (NRCC) LS with dV/dt noise immunity. When TID irradiation induces threshold voltage drift and increases the off-state leakage current in power devices, the proposed circuit employs a differential and complementary structure to counteract the degradation of electrical performance in both branches caused by the TID irradiation, thereby achieving improved radiation-hardening performance. Measurement results demonstrate that the proposed high-voltage gate drive integrated circuit (HVIC) with the novel LS level exhibits 130-V/ns noise immunity at the irradiation dose of 100 krad(Si). A normalization method is used to process measurement results for visual comparison. The degradation of dV/dt noise immunity capability of the proposed LS is improved by 26.8%, 72.4%, and 94.9% compared with the traditional LS at the irradiation dose of 30, 50, and 100 krad(Si). The HVIC is implemented using a 600-V silicon-on-insulator (SOI) BCD process.
引用
收藏
页码:2086 / 2093
页数:8
相关论文
共 32 条
[1]  
Akahane M, 2014, INT CONF POW ELECTR, P2302, DOI 10.1109/IPEC.2014.6869911
[2]  
[Anonymous], 2018, COMMON MODE TRANSIEN
[3]   RADIATION CHARACTERISTICS OF SIPOS AND POLYSILICON RESISTORS [J].
AXNESS, CL ;
RIEWE, L ;
REBER, RA ;
LIANG, AY ;
ANG, SS ;
BROWN, WD .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) :1365-1369
[4]   The Near-Earth Space Radiation Environment [J].
Bourdarie, Sebastien ;
Xapsos, Michael .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (04) :1810-1832
[5]   Design Techniques of Sub-ns Level Shifters With Ultrahigh dV/dt Immunity for Various Wide-Bandgap Applications [J].
Cao, Jianwen ;
Zhou, Ze-kun ;
Wang, Zhuo ;
Tang, He ;
Zhang, Bo .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (09) :10447-10460
[6]   High-Voltage Integrated Circuits: History, State of the Art, and Future Prospects [J].
Disney, Don ;
Letavic, Ted ;
Trajkovic, Tanya ;
Terashima, Tomohide ;
Nakagawa, Akio .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) :659-673
[7]   Effects of Total Dose Irradiation on the Gate-Voltage Dependence of the 1/f Noise of nMOS and pMOS Transistors [J].
Francis, Sarah A. ;
Dasgupta, Aritra ;
Fleetwood, Daniel M. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (02) :503-510
[8]   SOI radiation-hardened 300 V half-bridge date driver IC design with high dv/dt noise immunity [J].
Gao, Yuexin ;
Cai, Xiaowu ;
Han, Zhengsheng ;
Tang, Yun ;
Ding, Liqiang ;
Xia, Ruirui ;
Gao, Mali ;
Zhao, Fazhan .
JOURNAL OF POWER ELECTRONICS, 2023, 23 (05) :779-788
[9]   A Supply Voltage Noise Immunity Enhancement Design for High-Voltage Gate Driver IC Based on Bootstrap Circuit [J].
Jin, Wookang ;
Cho, Kunhee .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) :3048-3052
[10]   A 3-to-40-V Automotive-Use GaN Driver With Active Bootstrap Balancing and VSW Dual-Edge Dead-Time Modulation Techniques [J].
Ke, Xugang ;
Yan, Dong ;
Sankman, Joseph ;
Song, Min Kyu ;
Ma, D. Brian .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (02) :521-530