Equivalence Checking of Quantum Circuits by Model Counting

被引:3
|
作者
Mei, Jingyi [1 ]
Coopmans, Tim [1 ]
Bonsangue, Marcello [1 ]
Laarman, Alfons [1 ]
机构
[1] Leiden Univ, Leiden, Netherlands
来源
关键词
Quantum computing; Circuit equivalence; Satisfiability; #SAT; Weighted model counting; Pauli basis; ERROR-CORRECTING CODES; VERIFICATION; SIMULATION;
D O I
10.1007/978-3-031-63501-4_21
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Verifying equivalence between two quantum circuits is a hard problem, that is nonetheless crucial in compiling and optimizing quantum algorithms for real-world devices. This paper gives a Turing reduction of the (universal) quantum circuits equivalence problem to weighted model counting (WMC). Our starting point is a folklore theorem showing that equivalence checking of quantum circuits can be done in the so-called Pauli-basis. We combine this insight with a WMC encoding of quantum circuit simulation, which we extend with support for the Toffoli gate. Finally, we prove that the weights computed by the model counter indeed realize the reduction. With an open-source implementation, we demonstrate that this novel approach can outperform a state-of-the-art equivalence-checking tool based on ZX calculus and decision diagrams.
引用
收藏
页码:401 / 421
页数:21
相关论文
共 50 条
  • [41] Program Equivalence Checking for the Facilitation of Quantum Offloading
    Speer, Jon
    Nurminen, Jukka K.
    2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2021, : 1464 - 1470
  • [42] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
    Sebastian Steinhorst
    Lars Hedrich
    Formal Methods in System Design, 2010, 36 : 131 - 147
  • [43] cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
    Jha, Chandan Kumar
    Hassan, Muhammad
    Drechsler, Rolf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3282 - 3293
  • [44] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
    Steinhorst, Sebastian
    Hedrich, Lars
    FORMAL METHODS IN SYSTEM DESIGN, 2010, 36 (02) : 131 - 147
  • [45] Combining half adder graph for equivalence checking of arithmetic circuits
    Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
    Zhejiang Daxue Xuebao (Gongxue Ban), 2008, 8 (1345-1349+1403):
  • [46] Equivalence Checking of Bounded Sequential Circuits based on Grobner Basis
    Wang Guanjun
    Zhao Ying
    Tong Minming
    2014 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID 2014), VOL 2, 2014,
  • [47] Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools
    Saifhashemi, Arash
    Huang, Hsin-Ho
    Bhalerao, Priyanka
    Beerel, Peter A.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1563 - 1566
  • [48] Equivalence checking of combinational circuits using Boolean expression diagrams
    Hulgaard, H
    Williams, PF
    Andersen, HR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) : 903 - 917
  • [49] Equivalence checking of combinational circuits using Boolean expression diagrams
    Department of Information Technology, Technical University of Denmark, DK-2800 Lyngby, Denmark
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (903-917):
  • [50] QCEC: A JKQ tool for quantum circuit equivalence checking
    Burgholzer, Lukas
    Wille, Robert
    SOFTWARE IMPACTS, 2021, 7