Equivalence Checking of Quantum Circuits by Model Counting

被引:3
|
作者
Mei, Jingyi [1 ]
Coopmans, Tim [1 ]
Bonsangue, Marcello [1 ]
Laarman, Alfons [1 ]
机构
[1] Leiden Univ, Leiden, Netherlands
来源
关键词
Quantum computing; Circuit equivalence; Satisfiability; #SAT; Weighted model counting; Pauli basis; ERROR-CORRECTING CODES; VERIFICATION; SIMULATION;
D O I
10.1007/978-3-031-63501-4_21
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Verifying equivalence between two quantum circuits is a hard problem, that is nonetheless crucial in compiling and optimizing quantum algorithms for real-world devices. This paper gives a Turing reduction of the (universal) quantum circuits equivalence problem to weighted model counting (WMC). Our starting point is a folklore theorem showing that equivalence checking of quantum circuits can be done in the so-called Pauli-basis. We combine this insight with a WMC encoding of quantum circuit simulation, which we extend with support for the Toffoli gate. Finally, we prove that the weights computed by the model counter indeed realize the reduction. With an open-source implementation, we demonstrate that this novel approach can outperform a state-of-the-art equivalence-checking tool based on ZX calculus and decision diagrams.
引用
收藏
页码:401 / 421
页数:21
相关论文
共 50 条
  • [31] Sequential Equivalence Checking of Clock-Gated Circuits
    Dai, Yu-Yun
    Khoo, Kei-Yong
    Brayton, Robert K.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [32] Checking equivalence for circuits containing incompletely specified boxes
    Scholl, C
    Becker, B
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 56 - 63
  • [33] Sequential Equivalence Checking for Clock-Gated Circuits
    Savoj, Hamid
    Mishchenko, Alan
    Brayton, Robert
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 305 - 317
  • [34] Compatible Equivalence Checking of X-Valued Circuits
    Wang, Yu-Neng
    Luo, Yun-Rong
    Chien, Po-Chun
    Wang, Ping-Lun
    Wang, Hao-Ren
    Lin, Wan-Hsuan
    Jiang, Jie-Hong Roland
    Huang, Chung-Yang Ric
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [35] Equivalence checking of arithmetic circuits on the arithmetic bit level
    Stoffel, D
    Kunz, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 586 - 597
  • [36] Checking combinational equivalence of speed-independent circuits
    Beerel, PA
    Burch, JR
    Meng, TH
    FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (01) : 37 - 85
  • [37] Checking Combinational Equivalence of Speed-Independent Circuits
    Peter A. Beerel
    Jerry R. Burch
    Teresa H. Meng
    Formal Methods in System Design, 1998, 13 : 37 - 85
  • [38] Equivalence Checking Paradigms in Quantum Circuit Design
    Peham, Tom
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 517 - 522
  • [39] The Power of Simulation for Equivalence Checking in Quantum Computing
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [40] Automated Equivalence Checking of Concurrent Quantum Systems
    Ardeshir-Larijani, Ebrahim
    Gay, Simon J.
    Nagarajan, Rajagopal
    ACM TRANSACTIONS ON COMPUTATIONAL LOGIC, 2018, 19 (04)