Equivalence Checking of Quantum Circuits by Model Counting

被引:3
|
作者
Mei, Jingyi [1 ]
Coopmans, Tim [1 ]
Bonsangue, Marcello [1 ]
Laarman, Alfons [1 ]
机构
[1] Leiden Univ, Leiden, Netherlands
来源
AUTOMATED REASONING, IJCAR 2024, PT II | 2024年 / 14740卷
关键词
Quantum computing; Circuit equivalence; Satisfiability; #SAT; Weighted model counting; Pauli basis; ERROR-CORRECTING CODES; VERIFICATION; SIMULATION;
D O I
10.1007/978-3-031-63501-4_21
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Verifying equivalence between two quantum circuits is a hard problem, that is nonetheless crucial in compiling and optimizing quantum algorithms for real-world devices. This paper gives a Turing reduction of the (universal) quantum circuits equivalence problem to weighted model counting (WMC). Our starting point is a folklore theorem showing that equivalence checking of quantum circuits can be done in the so-called Pauli-basis. We combine this insight with a WMC encoding of quantum circuit simulation, which we extend with support for the Toffoli gate. Finally, we prove that the weights computed by the model counter indeed realize the reduction. With an open-source implementation, we demonstrate that this novel approach can outperform a state-of-the-art equivalence-checking tool based on ZX calculus and decision diagrams.
引用
收藏
页码:401 / 421
页数:21
相关论文
共 50 条
  • [31] Verified Certificate Checking for Counting Votes
    Ghale, Milad K.
    Pattinson, Dirk
    Kumar, Ramana
    Norrish, Michael
    VERIFIED SOFTWARE: THEORIES, TOOLS, AND EXPERIMENTS, (VSTTE 2018), 2018, 11294 : 69 - 87
  • [32] Classical Ising model test for quantum circuits
    Geraci, Joseph
    Lidar, Daniel A.
    NEW JOURNAL OF PHYSICS, 2010, 12
  • [33] Checking NFA Equivalence with Bisimulations up to Congruence
    Bonchi, Filippo
    Pous, Damien
    ACM SIGPLAN NOTICES, 2013, 48 (01) : 457 - 468
  • [34] On simulation-based probabilistic model checking of mixed-analog circuits
    Clarke, Edmund
    Donze, Alexandre
    Legay, Axel
    FORMAL METHODS IN SYSTEM DESIGN, 2010, 36 (02) : 97 - 113
  • [35] Sparse Quantum Codes From Quantum Circuits
    Bacon, Dave
    Flammia, Steven T.
    Harrow, Aram W.
    Shi, Jonathan
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2017, 63 (04) : 2464 - 2479
  • [36] Quantum Probabilistic Model Checking for Time-Bounded Properties
    Jeon, Seungmin
    Cho, Kyeongmin
    Kang, Chan Gu
    Lee, Janggun
    Oh, Hakjoo
    Kang, Jeehoon
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2024, 8 (OOPSLA):
  • [37] From Statistical Model Checking to Statistical Model Inference: Characterizing the Effect of Process Variations in Analog Circuits
    Zhang, Yan
    Sankaranarayanan, Sriram
    Somenzi, Fabio
    Chen, Xin
    Abraham, Erika
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 662 - 669
  • [38] Formal timing analysis of gate-level digital circuits using model checking
    Ain, Qurat-ul
    Hasan, Osman
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 109
  • [39] Memory modeling in ESL-RTL equivalence checking
    Koelbl, Alfred
    Burch, Jerry R.
    Pixley, Carl
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 205 - +
  • [40] Error Diagnosis in Equivalence Checking of High Performance Microprocessors
    sen, Alper
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 174 (04) : 9 - 18