Equivalence Checking of Quantum Circuits by Model Counting

被引:3
|
作者
Mei, Jingyi [1 ]
Coopmans, Tim [1 ]
Bonsangue, Marcello [1 ]
Laarman, Alfons [1 ]
机构
[1] Leiden Univ, Leiden, Netherlands
来源
AUTOMATED REASONING, IJCAR 2024, PT II | 2024年 / 14740卷
关键词
Quantum computing; Circuit equivalence; Satisfiability; #SAT; Weighted model counting; Pauli basis; ERROR-CORRECTING CODES; VERIFICATION; SIMULATION;
D O I
10.1007/978-3-031-63501-4_21
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Verifying equivalence between two quantum circuits is a hard problem, that is nonetheless crucial in compiling and optimizing quantum algorithms for real-world devices. This paper gives a Turing reduction of the (universal) quantum circuits equivalence problem to weighted model counting (WMC). Our starting point is a folklore theorem showing that equivalence checking of quantum circuits can be done in the so-called Pauli-basis. We combine this insight with a WMC encoding of quantum circuit simulation, which we extend with support for the Toffoli gate. Finally, we prove that the weights computed by the model counter indeed realize the reduction. With an open-source implementation, we demonstrate that this novel approach can outperform a state-of-the-art equivalence-checking tool based on ZX calculus and decision diagrams.
引用
收藏
页码:401 / 421
页数:21
相关论文
共 50 条
  • [21] On checking equivalence of simulation scripts
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    JOURNAL OF LOGICAL AND ALGEBRAIC METHODS IN PROGRAMMING, 2021, 120
  • [22] Client -Specific Equivalence Checking
    Mora, Federico
    Li, Yi
    Rubin, Julia
    Chechik, Marsha
    PROCEEDINGS OF THE 2018 33RD IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMTED SOFTWARE ENGINEERING (ASE' 18), 2018, : 441 - 451
  • [23] Semantic Program Alignment for Equivalence Checking
    Churchill, Berkeley
    Padon, Oded
    Sharma, Rahul
    Aiken, Alex
    PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), 2019, : 1027 - 1040
  • [24] Model-checking Synthesizable System Verilog Descriptions of Asynchronous Circuits
    Bouzafour, Aymane
    Renaudin, Marc
    Garavel, Hubert
    Mateescu, Radu
    Serwe, Wendelin
    2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 34 - 42
  • [25] Data-Driven Equivalence Checking
    Sharma, Rahul
    Schkufza, Eric
    Churchill, Berkeley
    Aiken, Alex
    ACM SIGPLAN NOTICES, 2013, 48 (10) : 391 - 406
  • [26] Mining global constraints for improving bounded sequential equivalence checking
    Wu, Weixin
    Hsiao, Michael S.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 743 - 748
  • [27] On SAT-Based Model Checking of Speed-Independent Circuits
    Huemer, Florian
    Najvirt, Robert
    Steininger, Andreas
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 100 - 105
  • [28] Counting Bases from Number of Qubits: Inferring VRP from Quantum Circuits
    Chen, Jessie
    Szefer, Jakub
    2024 IEEE INTERNATIONAL CONFERENCE ON QUANTUM COMPUTING AND ENGINEERING, QCE, VOL 1, 2024, : 1264 - 1269
  • [29] Static Equivalence Checking for OpenFlow Networks
    Lee, Hyuk
    Choi, Jin-Young
    ELECTRONICS, 2021, 10 (18)
  • [30] Model checking QCTL plus on quantum Markov chains
    Xu, Ming
    Fu, Jianling
    Mei, Jingyi
    Deng, Yuxin
    THEORETICAL COMPUTER SCIENCE, 2022, 913 : 43 - 72