Write plus Sync: Software Cache Write Covert Channels Exploiting Memory-Disk Synchronization

被引:26
作者
Chen, Congcong [1 ]
Cui, Jinhua [1 ]
Qu, Gang [2 ]
Zhang, Jiliang [1 ]
机构
[1] Hunan Univ, Changsha 410082, Peoples R China
[2] Univ Maryland, College Pk, MD 20742 USA
基金
中国国家自然科学基金;
关键词
Synchronization; Software; Hardware; Trojan horses; Security; Optimization; Kernel; Covert channels; side-channel attacks; hardware security;
D O I
10.1109/TIFS.2024.3414255
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Memory-disk synchronization is a critical technology for ensuring data correctness, integrity, and security, especially in systems that handle sensitive information like financial transactions and medical records. We propose Write+Sync, a group of attacks that exploit the memory-disk synchronization primitives. Write+Sync works by subtly varying the timing of synchronization on a software cache (i.e., the write buffer), offering two advantages: 1) implemented purely in software, enabling deployment on any hardware devices; 2) resilient against existing countermeasures. We present the principles of Write+Sync through the implementation of two write covert channel protocols, using either a single file or page, and introduce three enhanced strategies that utilize multiple files and pages. The feasibility of these channels is demonstrated in both cross-process and cross-sandbox scenarios across diverse operating systems (OSes). Experimental results show that, the average rate can reach 2.036 Kb/s (with a peak rate of 14.762 Kb/s) and the error rate is 0% on Linux; when running on macOS, the average rate achieves 10.211 Kb/s (with a peak rate of 253.022 Kb/s) and the error rate is 0.004%. To show its security implications, we evaluate it using two case studies-website fingerprinting and performance degradation attacks. To the best of our knowledge, Write+Sync is the first high-speed write covert channel for software cache.
引用
收藏
页码:8066 / 8078
页数:13
相关论文
共 52 条
[1]   Network-on-Chip Microarchitecture-based Covert Channel in GPUs [J].
Ahn, Jaeguk ;
Kim, Jiho ;
Kasan, Hans ;
Delshadtehrani, Leila ;
Song, Wonjun ;
Joshi, Ajay ;
Kim, John .
PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, :565-577
[2]   Amplifying Side Channels Through Performance Degradation [J].
Allan, Thomas ;
Brumley, Billy Bob ;
Falkner, Katrina ;
van de Pol, Joop ;
Yarom, Yuval .
32ND ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2016), 2016, :422-435
[3]  
Axboe J., 2023, Fio-Flexible I/O
[4]   SMoTherSpectre: Exploiting Speculative Execution through Port Contention [J].
Bhattacharyya, Atri ;
Sandulescu, Alexandra ;
Neugschwandtner, Matthias ;
Sorniotti, Alessandro ;
Falsafi, Babak ;
Payer, Mathias ;
Kurmus, Anil .
PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), 2019, :785-800
[5]   A Survey of Timing Channels and Countermeasures [J].
Biswas, Arnab Kumar ;
Ghosal, Dipak ;
Nagaraja, Shishir .
ACM COMPUTING SURVEYS, 2017, 50 (01)
[6]  
Briongos S, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1967
[7]   Port Contention for Fun and Profit [J].
Cabrera Aldaya, Alejandro ;
Brumley, Billy Bob ;
Hassan, Sohaib Ul ;
Garcia, Cesar Pereida ;
Tuveri, Nicola .
2019 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2019), 2019, :870-887
[8]  
Canella C, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P249
[9]   ANALYSIS OF THE PERIODIC UPDATE WRITE POLICY FOR DISK CACHE [J].
CARSON, SD ;
SETIA, S .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1992, 18 (01) :44-54
[10]  
Corbet J., 2019, Fixing Page-Cache Side Channels