A Wideband Timing Mismatch Calibration Design for Time-Interleaved Analog-to-Digital Converters with Fast Convergence

被引：0

作者：

Huang, Guojing ^{[1
]}

Xu, Dong ^{[1
]}

Gao, Peng ^{[2
]}

Zhou, Min ^{[1
]}

Liu, Jiarui ^{[1
]}

Wang, Zhiyu ^{[1
]}

机构：

[1] Zhejiang Univ, Sch Aeronaut & Astronaut, Hangzhou 310027, Peoples R China

[2] China United Network Commun Co Ltd, Jiangsu Branch, Nanjing 210019, Peoples R China

来源：

ELECTRONICS | 2024年 / 13卷 / 13期

关键词：

TIADC; fast convergence; LMS; wideband calibration; BACKGROUND CALIBRATION; SAR ADC;

D O I：

10.3390/electronics13132459

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a design for timing mismatch calibration in a TIADC (Time-Interleaved Analog-to-Digital Converter) with wideband inputs. By exploiting the approximately linear relationship between the autocorrelation properties of sub-ADCs and timing mismatch, we achieve rapid convergence of error estimation. A low-cost detection method is proposed based on the convergent monotonicity of the Least Mean Square (LMS) algorithm, which can automatically correct the calibration direction when the input signal goes beyond the Nyquist zone. Physical test results indicate that the spurs caused by timing mismatch can be suppressed by 26-30 dB using the proposed method.

引用

页数：12

共 29 条

[1]

Bendat JS, 2011, Random data: Analysis and measurement procedures

[2] A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration [J].

Chang, Dong-Jin ;

Choi, Michael ;

Ryu, Seung-Tak .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (09) :2691-2700

[3] A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm2 and 500 mW in 40 nm Digital CMOS [J].

Chen, Chun-Ying ;

Wu, Jiangfeng ;

Hung, Juo-Jung ;

Li, Tianwei ;

Liu, Wenbo ;

Shih, Wei-Ta .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :1013-1021

[4] Least mean square adaptive digital background calibration of pipelined analog-to-digital converters [J].

Chiu, Y ;

Tsang, CW ;

Nikolic, B ;

Gray, PR .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :38-46

[5] Equalization Techniques for Nonlinear Analog Circuits [J].

Chiu, Yun .

IEEE COMMUNICATIONS MAGAZINE, 2011, 49 (04) :132-139

[6] A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology [J].

Devarajan, Siddharth ;

Singer, Larry ;

Kelly, Dan ;

Pan, Tao ;

Silva, Jose ;

Brunsilius, Janet ;

Rey-Losada, Daniel ;

Murden, Frank ;

Speir, Carroll ;

Bray, Jeffery ;

Otte, Eric ;

Rakuljic, Nevena ;

Brown, Phil ;

Weigandt, Todd ;

Yu, Qicheng ;

Paterson, Donald ;

Petersen, Corey ;

Gealow, Jeffrey ;

Manganaro, Gabriele .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) :3204-3218

[7] A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS [J].

Doris, Kostas ;

Janssen, Erwin ;

Nani, Claudio ;

Zanikopoulos, Athon ;

van der Weide, Gerard .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) :2821-2833

[8] A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration [J].

El-Chammas, Manar ;

Murmann, Boris .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) :838-847

[9] Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review [J].

Guo, Mingqiang ;

Sin, Sai-Weng ;

Qi, Liang ;

Xu, Dengke ;

Wang, Guoxing ;

Martins, Rui P. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) :2564-2569

[10] A 5 GS/s 29 mW Interleaved SAR ADC With 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications [J].

Guo, Mingqiang ;

Mao, Jiaji ;

Sin, Sai-Weng ;

Wei, Hegong ;

Martins, Rui P. .

IEEE ACCESS, 2020, 8 :138944-138954

← 1 2 3 →