A Hardware-Based Correct Execution Environment Supporting Virtual Memory

被引:0
作者
Lee, Daehyeon [1 ]
Shin, Ohsuk [1 ]
Cha, Yeonghyeon [1 ]
Lee, Junghee [1 ]
Yun, Taisic [2 ]
Kim, Jihye [3 ]
Oh, Hyunok [4 ]
Nicopoulos, Chrysostomos [5 ]
Lee, Sang Su [6 ]
机构
[1] Korea Univ, Sch Cybersecur, Seoul 02841, South Korea
[2] Korea Adv Inst Sci & Technol, Grad Sch Informat Secur, Daejeon 34141, South Korea
[3] Kookmin Univ, Elect & Informat Syst Engn Major, Seoul 02707, South Korea
[4] Hanyang Univ, Dept Informat Syst, Seoul 04763, South Korea
[5] Univ Cyprus, Dept Elect & Comp Engn, CY-1678 Nicosia, Cyprus
[6] ETRI, Cyber Secur Res Div, Daejeon 34129, South Korea
来源
IEEE ACCESS | 2024年 / 12卷
关键词
Operating systems; Hardware; Security; Memory management; Threat modeling; Servers; Data processing; Outsourcing; Cloud computing; Trusted computing; verifiable computation; isolation;
D O I
10.1109/ACCESS.2024.3443509
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The rapid increase in data generation has led to outsourcing computation to cloud service providers, allowing clients to handle large tasks without investing resources. However, this brings up security concerns, and while there are solutions like fully homomorphic encryption and specific task-oriented methods, challenges in optimizing performance and enhancing security models remain for widespread industry adoption. Outsourcing computations to an untrusted remote computer can be risky, but attestation techniques and verifiable computation schemes aim to ensure the correct execution of outsourced computations. Nevertheless, the latter approach incurs significant overhead in generating a proof for the client. To minimize this overhead, the concept of a Correct Execution Environment (CEE) has been proposed (CEEv1), which omits proof generation for trusted parts of the prover. This paper proposes a new hardware-based CEE (CEEv2) that supports virtual memory and uses an inverted page table mechanism to detect, or prevent, illegal modifications to page mappings. The proposed mechanism supports virtual memory and thwarts virtual-to-physical mapping attacks, while minimizing software modifications. The paper also compares the proposed mechanism to other similar mechanisms used in AMD's SEV-SNP and Intel's SGX.
引用
收藏
页码:114008 / 114022
页数:15
相关论文
共 50 条
  • [41] Towards Trustworthy Data in Networked Control Systems: A Hardware-Based Approach
    Ulz, Thomas
    Pieber, Thomas
    Steger, Christian
    Matischek, Rainer
    Bock, Holger
    2017 22ND IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2017,
  • [42] Safe and flexible retrofit Multiprotocol gateway with hardware-based trust anchors
    Bienhaus, Diethelm
    Ebner, Andreas
    ATP MAGAZINE, 2021, (05): : 70 - 76
  • [43] Proof-Carrying Hardware-Based Information Flow Tracking in Analog/Mixed-Signal Designs
    Bidmeshki, Mohammad Mahdi
    Antonopoulos, Angelos
    Makris, Yiorgos
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2021, 11 (02) : 415 - 427
  • [44] Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip
    Tan, Benjamin
    Elnaggar, Rana
    Fung, Jason M.
    Karri, Ramesh
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (06) : 1158 - 1171
  • [45] Remotizing and Virtualizing Chips and Circuits for Hardware-based Capture-the-Flag Challenges
    Roascio, Gianluca
    Cerini, Samuele Yves
    Prinetto, Paolo
    7TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW 2022), 2022, : 477 - 485
  • [46] Hardware-Based Blockchain Architecture with Physical Unclonable Function for Securing IoT Systems
    Lhore, Houda
    El-Hadbi, Assia
    Bousselam, Kaouthar
    Elissati, Oussama
    Chami, Mouhcine
    DIGITAL TECHNOLOGIES AND APPLICATIONS, ICDTA 2024, VOL 3, 2024, 1100 : 121 - 131
  • [47] FPGA Implementation of Hardware-based Demand Paging on RISC-V Architecture
    Jin, Wenjing
    Gong, Jeonghun
    Lee, Jae W.
    2024 INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS, AND COMMUNICATIONS, ITC-CSCC 2024, 2024,
  • [48] Hardware-Based Malware Detection Using Low-Level Architectural Features
    Ozsoy, Meltem
    Khasawneh, Khaled N.
    Donovick, Caleb
    Gorelik, Iakov
    Abu-Ghazaleh, Nael
    Ponomarev, Dmitry
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (11) : 3332 - 3344
  • [49] Hardware-Based Evaluation of Scalable and Resilient Multicast With BIER in P4
    Merling, Daniel
    Lindner, Steffen
    Menth, Michael
    IEEE ACCESS, 2021, 9 : 34500 - 34514
  • [50] Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality A System Primitive
    Agron, Jason
    Andrews, David
    2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 39 - 46