A 1-GS/s 11-b Time-Interleaved SAR ADC With Robust, Fast, and Accurate Autocorrelation-Based Background Timing-Skew Calibration

被引:2
作者
Gu, Mingyang [1 ]
Tao, Yunsong [1 ]
He, Xiyu [1 ]
Zhong, Yi [1 ]
Jie, Lu [2 ]
Sun, Nan [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Sch Integrated Circuits, Beijing 100084, Peoples R China
关键词
Calibration; Clocks; Bandwidth; Autocorrelation; Convergence; Accuracy; Voltage; Analog-to-digital converter (ADC); autocorrelation-based timing-skew calibration; background calibration; clock booster; time-interleaved (TI) ADC; 6-BIT; 10-B;
D O I
10.1109/JSSC.2024.3421363
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work proposes an autocorrelation-based background timing-skew calibration method. It uses the correlations between adjacent channels to extract timing-skew errors, which relaxes the input bandwidth limitation up to the Nyquist frequency. Moreover, the proposed technique simultaneously detects all channels' timing-skew errors, guaranteeing fast and accurate convergence. This work also proposes a clock booster. It has a simple structure and can efficiently increase the voltage swing of the clock signal. Equipped with the proposed techniques, a 1-GS/s 11-bit four-channel time-interleaved (TI) SAR analog-to-digital converter (ADC) achieves 59.3-dB SNDR and 78.8-dB SFDR with all skew tones below - 80 dB at the Nyquist input. The total power dissipation is only 3.7 mW with digital computations implemented off-chip. This corresponds to the Schreier FoM of 170.6 dB and Walden FoM of 4.9 fJ/conv-step.
引用
收藏
页码:421 / 431
页数:11
相关论文
共 31 条
  • [1] A 900-MS/s SAR-Based Time-Interleaved ADC With a Fully Programmable Interleaving Factor and On-Chip Scalable Background Calibrations
    Be, Gabriele
    Parisi, Angelo
    Bertulessi, Luca
    Ricci, Luca
    Scaletti, Lorenzo
    Mercandelli, Mario
    Lacaita, Andrea L.
    Levantino, Salvatore
    Samori, Carlo
    Bonfanti, Andrea
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3645 - 3649
  • [2] Chang Dong-Jin, 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), P174, DOI 10.1109/VLSITechnologyandCir46769.2022.9830416
  • [3] A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration
    Chang, Dong-Jin
    Choi, Michael
    Ryu, Seung-Tak
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (09) : 2691 - 2700
  • [4] Chen L, 2014, PROC EUR SOLID-STATE, P219, DOI 10.1109/ESSCIRC.2014.6942061
  • [5] A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI
    Chen, Vanessa H. -C.
    Pileggi, Lawrence
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2891 - 2901
  • [6] A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER
    CHO, TB
    GRAY, PR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 166 - 172
  • [7] A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy
    Daly, Denis C.
    Chandrakasan, Anantha P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3030 - 3038
  • [8] A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration
    El-Chammas, Manar
    Murmann, Boris
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 838 - 847
  • [9] 1.2-V CMOS op-amp with a dynamically biased output stage
    Giustolisi, G
    Palmisano, G
    Palumbo, G
    Segreto, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 632 - 636
  • [10] A 3.7mW 11b 1GS/s Time- Interleaved SAR ADC with Robust One-Stage Correlation-Based Background Timing-Skew Calibration
    Gu, Mingyang
    Tao, Yunsong
    He, Xiyu
    Zhong, Yi
    Jie, Lu
    Sun, Nan
    [J]. IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 145 - 148