An Efficient Hardware Implementation of Crystal-Dilithium on FPGA

被引:0
作者
Wu, Zixuan [1 ]
Chen, Rongmao [1 ]
Wang, Yi [1 ]
Wang, Qiong [1 ]
Peng, Wei [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp, Changsha, Peoples R China
来源
INFORMATION SECURITY AND PRIVACY, PT II, ACISP 2024 | 2024年 / 14896卷
基金
中国国家自然科学基金;
关键词
Crystal-Dilithium; Hardware implementation; FPGA;
D O I
10.1007/978-981-97-5028-3_4
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Crystal-Dilithium is a post-quantum signature scheme and has earned recognition as one of NIST's selected digital signature standards. Compared with other candidates, Dilithium is well-suited for hardware implementation, primarily due to its avoidance of floating-point operations and the distribution of coefficients over a finite field with a small prime. Nevertheless, its practical implementations still face challenges due to its demanding polynomial computations and intricate rejection loop in the signature process. In this work, we introduce an efficient hardware-only implementation of Dilithium on FPGA that supports key generation, signature computation, and verification across all NIST security levels. Our implementation offers a resource efficiency advantage, utilizing up to 30% fewer resources while maintaining a comparable time overhead compared to state-of-the-art implementations.
引用
收藏
页码:64 / 83
页数:20
相关论文
共 28 条
  • [1] The Lattice-Based Digital Signature Scheme qTESLA
    Alkim, Erdem
    Barreto, Paulo S. L. M.
    Bindel, Nina
    Kraemer, Juliane
    Longa, Patrick
    Ricardini, Jefferson E.
    [J]. APPLIED CRYPTOGRAPHY AND NETWORK SECURITY (ACNS 2020), PT I, 2020, 12146 : 441 - 460
  • [2] Barbu G., 2022, IACR Trans. Crypt. Hardware Embed. Syst., V2022, P527
  • [3] Beckwith L., 2021, 2021 INT C FIELD PRO
  • [4] High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography
    Bisheh-Niasar, Mojtaba
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    [J]. 2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 94 - 101
  • [5] Chen X., 2022, IACR Transactions on Cryptographic Hardware and Embedded Systems, P94
  • [6] Ducas L., 2018, IACR Trans. Cryptogr. Hardware Embedded Syst., P238, DOI [DOI 10.46586/TCHES.V2018.I1.238-268, DOI 10.13154/TCHES.V2018.I1.238-268]
  • [7] RLWE-Oriented High-Speed Polynomial Multiplier Utilizing Multi-Lane Stockham NTT Algorithm
    Feng, Xiang
    Li, Shuguo
    Xu, Sufen
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 556 - 559
  • [8] Fritzmann T., 2020, IACR T CRYPTOGRAPH H, P239, DOI [DOI 10.13154/TCHES.V2020.I4.239-280, DOI 10.46586/TCHES.V2020.I4.239-280]
  • [9] Greconici Denisa O. C., 2021, IACR Transactions on Cryptographic Hardware and Embedded Systems 2021, V2021, P1, DOI [10.46586/tches.v2021.i1.1-24, DOI 10.46586/TCHES.V2021.I1.1-24]
  • [10] A Hard Crystal - Implementing Dilithium on Reconfigurable Hardware
    Land, Georg
    Sasdrich, Pascal
    Gueneysu, Tim
    [J]. SMART CARD RESEARCH AND ADVANCED APPLICATIONS (CARDIS 2021), 2022, 13173 : 210 - 230