High-performance anti-series diode ring amplifier for switched capacitor circuits

被引:0
作者
Verma, Anmol [1 ]
Srivastava, Shubhang [1 ]
Bhardwaj, Shivam [1 ]
Shah, Ambika Prasad [1 ]
机构
[1] Indian Inst Technol Jammu, Dept Elect Engn, IC ResQ Lab, Jammu 181221, J&k, India
关键词
Ring amplifier; Settling time; Dead-zone voltage; Robustness; ADC; CMOS; ADC;
D O I
10.1016/j.vlsi.2024.102236
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ring amplifiers enable efficient amplification with less power consumption. These are characterized by fairly power requirements, and innate rail-to-rail output swing and are robust against PVT variations. In this paper, we are presenting an improved self-biased anti-series diode-based ring amplifier (ASD-RAMP) design, implemented on 45-nm CMOS technology. The design uses two diode-connected PMOS transistors that are connected in an anti-series manner to generate a large resistance because of which a high dead-zone voltage is generated. The ASD-RAMP has a settling time of only 4.05 ns, which is nearly half of the conventional self-biased ring amplifier (CSB-RAMP). In comparison to CSB-RAMP, the proposed ASD-RAMP improves the dead-zone voltage by 1 . 1x while requiring 6.76% less power. The circuit is durable and suitable for highperformance applications since it exhibits great resilience to PVT variations in addition to the improved dead zone voltage and reduced settling time.
引用
收藏
页数:7
相关论文
共 45 条
[31]   A High-Performance Single-Photon Avalanche Diode in 130-nm CMOS Imaging Technology [J].
Webster, Eric A. G. ;
Grant, Lindsay A. ;
Henderson, Robert K. .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) :1589-1591
[32]   High-performance compound-semiconductor integrated circuits for advanced digital coherent optical communications systems [J].
Nagatani, Munehiko ;
Nosaka, Hideyuki .
IEICE ELECTRONICS EXPRESS, 2016, 13 (18)
[33]   Ge-on-SOI-detector/Si-CMOS-amplifier receivers for high-performance optical-communication applications [J].
Koester, Steven J. ;
Schow, Clint L. ;
Schares, Laurent ;
Dehlinger, Gabriel ;
Schaub, Jeremy D. ;
Doany, Fuad E. ;
John, Richard A. .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2007, 25 (01) :46-57
[34]   PVT and Aging Degradation Invariant Automated Optimization Approach for CMOS Low-Power High-Performance VLSI Circuits [J].
Kalluru, Hema Sai ;
Saha, Prasenjit ;
Zahra, Andleeb ;
Abbas, Zia .
PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, :1-6
[35]   Novel Timing Yield Improvement Circuits for High-Performance Low-Power Wide Fan-In Dynamic OR Gates [J].
Mostafa, Hassan ;
Anis, Mohab ;
Elmasry, Mohamed .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (08) :1785-1797
[36]   High-performance CMOS circuits fabricated by excimer-laser-annealed poly-Si TFTs on glass substrates [J].
Mishima, Y ;
Yoshino, K ;
Takeuchi, F ;
Ohgata, K ;
Takei, M ;
Sasaki, N .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (02) :89-91
[37]   NEW FAST FIXED-DELAY SIZING ALGORITHM FOR HIGH-PERFORMANCE CMOS COMBINATIONAL LOGIC-CIRCUITS AND ITS APPLICATIONS [J].
HWANG, JS ;
WU, CY .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (05) :379-386
[38]   Integrated 0.35-μm CMOS Control Circuits for High-Performance Voltage Mode DC-DC Boost Converter [J].
Lee, Chan-Soo ;
Gendensuren, Munkhsuld ;
Dansran, Bayarsaikan ;
Ahn, Bierng-Chearl ;
Choi, Seong-Gon .
ELECTRONICS, 2023, 12 (01)
[39]   An E-Band High-Performance Variable Gain Low Noise Amplifier for Wireless Communications in 90-nm CMOS Process [J].
Wang, Yunshan ;
Chiu, Tzu-Yang ;
Chien, Chun-Chia ;
Tsai, Wei-Hsuan ;
Wang, Huei .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (09) :1095-1098
[40]   Design and Implementation of a High-Performance CMOS Dual Balun for Millimeter-Wave Star Mixer and Four-Way Power Amplifier [J].
Lin, Yo-Sheng ;
Lin, Yun-Wen ;
Wang, Chien-Chin ;
Chen, Chih-Chung ;
Van Kien Nguyen .
2016 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2016, :119-122