Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit

被引:1
|
作者
Lian, Xiaojuan [1 ]
Sun, Chuanyang [1 ]
Tao, Zeheng [1 ]
Wan, Xiang [1 ]
Liu, Xiaoyan [1 ]
Cai, Zhikuang [1 ]
Wang, Lei [1 ]
机构
[1] Nanjing Univ Posts & Telecommun, Coll Integrated Circuit Sci & Engn, Nanjing 210023, Peoples R China
基金
中国国家自然科学基金;
关键词
Power demand; Logic circuits; Buildings; Memristors; Logic gates; Logic functions; Software; Memristor; Universal logic circuit; Memristor ratioed logic; Numerical comparator; Full adder; DESIGN; DELAY;
D O I
10.23919/cje.2023.00.091
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memristors are a promising solution for building an advanced computing system due to their excellent characteristics, including small energy consumption, high integration density, fast write/read speed, great endurance and so on. In this work, we firstly design three basis logic XNOR1, XNOR2 and XOR gates by virtue of memristor ratioed logic (MRL), and further construct 1-bit numerical comparators, 2-bit numerical comparators and full adder 1 based on the above XNOR1, XNOR2 and XOR gates. Furthermore, we propose and design a universal logic circuit that can realize four different kinds of logic functions (AND, OR, XOR, XNOR) at the same time. Subsequently, a full adder 2 is built using XOR function of this universal logic circuit. Compared with the traditional CMOS circuits, the universal logic circuit designed in this work exhibits several merits such as fewer components, less power, and lower delay. This work demonstrates that memristors can be used as a potential solution for building a novel computing architecture.
引用
收藏
页码:1137 / 1146
页数:10
相关论文
共 50 条
  • [41] Nonvolatile Boolean Logic Block Based on Ferroelectric Tunnel Memristor
    Wang, Zhaohao
    Zhao, Weisheng
    Kang, Wang
    Zhang, Yue
    Klein, Jacques-Olivier
    Ravelosona, Dafine
    Zhang, Youguang
    Chappert, Claude
    IEEE TRANSACTIONS ON MAGNETICS, 2014, 50 (11)
  • [42] On the Variability-aware Design of Memristor-based Logic Circuits
    Escudero, M.
    Vourkas, I.
    Rubio, A.
    Moll, F.
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2018,
  • [43] EXTENSION OF BOOLEAN DIFFERENTIATION TO DEFINE A TEST FOR A SPECIFIC LOGIC FAULT IN A COMBINATIONAL LOGIC NETWORK
    PRIOR, AC
    ELECTRONICS LETTERS, 1974, 10 (17) : 353 - 354
  • [44] Universal Boolean Logic in Cascading Networks
    Wilkerson, Galen
    Moschoyiannis, Sotiris
    COMPLEX NETWORKS AND THEIR APPLICATIONS VIII, VOL 1, 2020, 881 : 601 - 611
  • [45] Decomposition method for simplifying combinational logic design based on Boolean equation
    Wang, Shichang
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design & Computer Graphics, 1996, 8 (06):
  • [46] Memristor-Based Volistor Gates Compute Logic with Low Power Consumption
    Aljafar M.
    Long P.
    Perkowski M.
    BioNanoScience, 2016, 6 (3) : 214 - 234
  • [47] Optimized Implementation of Memristor-Based Full Adder by Material Implication Logic
    Teimoory, Mehri
    Amirsoleimani, Amirali
    Shamsi, Jafar
    Ahmadi, Arash
    Alirezaee, Shahpour
    Ahmadi, Majid
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 562 - 565
  • [48] A GA Based Simple and Efficient Technique to Design Combinational Logic Circuits Using Universal Logic Modules
    Vijayakumari, C. K.
    James, Rekha K.
    Mythili, P.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)
  • [49] Scaling effects in combinational logic circuit design
    Egawa, Ryusuke
    Itoh, Tasku
    Inoue, Tomoyuki
    Suzuki, Ken-ichi
    Nakamura, Tadao
    Tada, Jubei
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2007, 10 (05): : 695 - 702
  • [50] Study on Race and Hazard of Combinational Logic Circuit
    Wang Xiuling
    Wang Haocheng
    INTELLIGENCE COMPUTATION AND EVOLUTIONARY COMPUTATION, 2013, 180 : 281 - 286