Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit

被引:1
作者
Lian, Xiaojuan [1 ]
Sun, Chuanyang [1 ]
Tao, Zeheng [1 ]
Wan, Xiang [1 ]
Liu, Xiaoyan [1 ]
Cai, Zhikuang [1 ]
Wang, Lei [1 ]
机构
[1] Nanjing Univ Posts & Telecommun, Coll Integrated Circuit Sci & Engn, Nanjing 210023, Peoples R China
基金
中国国家自然科学基金;
关键词
Power demand; Logic circuits; Buildings; Memristors; Logic gates; Logic functions; Software; Memristor; Universal logic circuit; Memristor ratioed logic; Numerical comparator; Full adder; DESIGN; DELAY;
D O I
10.23919/cje.2023.00.091
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memristors are a promising solution for building an advanced computing system due to their excellent characteristics, including small energy consumption, high integration density, fast write/read speed, great endurance and so on. In this work, we firstly design three basis logic XNOR1, XNOR2 and XOR gates by virtue of memristor ratioed logic (MRL), and further construct 1-bit numerical comparators, 2-bit numerical comparators and full adder 1 based on the above XNOR1, XNOR2 and XOR gates. Furthermore, we propose and design a universal logic circuit that can realize four different kinds of logic functions (AND, OR, XOR, XNOR) at the same time. Subsequently, a full adder 2 is built using XOR function of this universal logic circuit. Compared with the traditional CMOS circuits, the universal logic circuit designed in this work exhibits several merits such as fewer components, less power, and lower delay. This work demonstrates that memristors can be used as a potential solution for building a novel computing architecture.
引用
收藏
页码:1137 / 1146
页数:10
相关论文
共 40 条
  • [1] Memfractance: A Mathematical Paradigm for Circuit Elements with Memory
    Abdelouahab, Mohammed-Salah
    Lozi, Rene
    Chua, Leon
    [J]. INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2014, 24 (09):
  • [2] Amer SH, 2015, IEEE I C ELECT CIRC, P187, DOI 10.1109/ICECS.2015.7440280
  • [3] Analysis and parameter extraction of memristive structures based on Strukov's non-linear model
    Avila Garcia, A.
    Ortega Reyes, L.
    [J]. JOURNAL OF SEMICONDUCTORS, 2018, 39 (12)
  • [4] Ben-Sasson E, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P781
  • [5] 'Memristive' switches enable 'stateful' logic operations via material implication
    Borghetti, Julien
    Snider, Gregory S.
    Kuekes, Philip J.
    Yang, J. Joshua
    Stewart, Duncan R.
    Williams, R. Stanley
    [J]. NATURE, 2010, 464 (7290) : 873 - 876
  • [6] BDD-based synthesis approach for in-memory logic realization utilizing Memristor Aided loGIC (MAGIC)
    Chakraborty, Anindita
    Gupta, Partha Sarathi
    Singh, Ritika
    Das, Rakesh
    Rahaman, Hafizur
    [J]. INTEGRATION-THE VLSI JOURNAL, 2021, 81 : 254 - 267
  • [7] In-memory designing of Delay and Toggle flip-flops utilizing Memristor Aided loGIC (MAGIC)
    Chakraborty, Anindita
    Saurabh, Vivek
    Gupta, Partha Sarathi
    Kumar, Rituraj
    Majumdar, Saikat
    Das, Smriti
    Rahaman, Hafizur
    [J]. INTEGRATION-THE VLSI JOURNAL, 2019, 66 : 24 - 34
  • [8] Moore's Law: The First Ending and a New Beginning
    Chien, Andrew A.
    Karamcheti, Vijay
    [J]. COMPUTER, 2013, 46 (12) : 48 - 53
  • [9] An Improved Path Delay Variability Model via Multi-Level Fan-Out-of-4 Metric for Wide-Voltage-Range Digital CMOS Circuits
    Cui, Yuqiang
    Shan, Weiwei
    Dai, Wentao
    Liu, Xinning
    Guo, Jingjing
    Cao, Peng
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2023, 32 (02) : 375 - 388
  • [10] An In-Memory-Computing Design of Multiplier Based on Multilevel-Cell of Resistance Switching Random Access Memory
    Dai Lan
    Guo Hong
    Lin Qipeng
    Xia Yongxin
    Zhang Xiaobo
    Zhang Feng
    Fan Dongyu
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2018, 27 (06) : 1151 - 1157