Self-aligned gate electrode for hydrogen-terminated diamond field-effect transistors with a hexagonal boron nitride gate insulator

被引:2
|
作者
Sasama, Yosuke [1 ]
Iwasaki, Takuya [2 ]
Monish, Mohammad [2 ]
Watanabe, Kenji [3 ]
Taniguchi, Takashi [2 ]
Takahide, Yamaguchi [2 ,4 ]
机构
[1] Natl Inst Mat Sci, Int Ctr Young Scientists, Tsukuba 3050044, Japan
[2] Natl Inst Mat Sci, Res Ctr Mat Nanoarchitecton, Tsukuba 3050044, Japan
[3] Natl Inst Mat Sci, Res Ctr Elect & Opt Mat, Tsukuba 3050044, Japan
[4] Univ Tsukuba, Tsukuba 3058571, Japan
关键词
Compendex;
D O I
10.1063/5.0224192
中图分类号
O59 [应用物理学];
学科分类号
摘要
Diamond electronic devices have attracted significant interest owing to their excellent semiconducting properties. We recently demonstrated that eliminating surface-transfer doping enhances carrier mobility and achieves normally off behavior in diamond field-effect transistors (FETs) with a hexagonal boron nitride (h-BN) gate insulator. In our previous study, the gate electrode was overlapped onto the source/drain electrodes to prevent the increase in access resistance caused by excluding surface-transfer doping. However, it is known that gate overlap increases parasitic capacitance and gate leakage current. In this study, we developed a technique for self-aligning the gate electrode with the edge of h-BN using oblique-angle deposition. The diamond FET with a self-aligned gate electrode exhibits optimal FET characteristics, including high mobility of approximate to 400 cm(2)V(-1)s(-1), low sheet resistance of 2.4 k Omega , and output characteristics demonstrating pinch-off behavior. Furthermore, the capacitance-voltage characteristics clearly indicate distinct ON and OFF states, validating the efficacy of this technique. This method enables the fabrication of diamond/h-BN FETs with no gate overlap and without increasing access resistance, making it a promising approach for developing high-speed, low-loss diamond FETs with a wide range of applications.
引用
收藏
页数:7
相关论文
共 4 条
  • [1] Self-aligned-gate metal/ferroelectric/insulator/semiconductor field-effect transistors with long memory retention
    Takahashi, Mitsue
    Sakai, Shigeki
    Jpn J Appl Phys Part 2 Letter, 24-27 (L800-L802):
  • [2] RADIATION-HARDENED SILICON-ON-INSULATOR JUNCTION FIELD-EFFECT TRANSISTORS FABRICATED BY A SELF-ALIGNED PROCESS.
    Choi, Hong K.
    Tsaur, Bor-Yeu
    Chen, C.K.
    Electron device letters, 1987, EDL-8 (03): : 101 - 103
  • [3] Effects of Si/Ni composition ratio of nixsiy gate electrode and Hf/Si composition ratio of Hf-based High-k insulator on threshold voltage controllability and mobility of metal-oxide-semiconductor field-effect transistors
    Device Platforms Research Laboratories, NEC Corporation, 1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan
    不详
    不详
    Jpn. J. Appl. Phys., 1600, 3 PART 1
  • [4] Additional-body effects in a self-aligned deca-nanometer ultrathin-body and buried oxide silicon-on-insulator metal-oxide-semiconductor field-effect transistor: A three-dimensional simulation study
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    Chen, Cheng-Hsin
    Fan, Yi-Hsuan
    Japanese Journal of Applied Physics, 2011, 50 (11 PART 1):