DAWN: Efficient Trojan Detection in Analog Circuits Using Circuit Watermarking and Neural Twins

被引:1
作者
Chaudhuri, Jayeeta [1 ]
Bhattacharya, Mayukh [2 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
[2] Synopsys, Custom Design Mfg Grp, Sunnyvale, CA 94043 USA
基金
美国国家科学基金会;
关键词
Trojan horses; Analog circuits; Watermarking; Fabrication; Layout; Hardware; Digital circuits; analog Trojan; integrated circuits (ICs); mixed-signal design; security and trust; sensitivity analysis;
D O I
10.1109/TCAD.2024.3384948
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the globalization of integrated circuits (ICs) continues to advance, the threat of hardware Trojans has emerged as a major concern in ensuring the security and reliability of analog circuits. While a considerable body of prior work has focused on detecting digital Trojans in digital circuits, the detection of analog Trojans in analog circuits has received significantly less attention. We present DAWN, a sensitivity analysis-based analog Trojan detection framework using neural networks to identify potential analog Trojan hotspots and prevent them from being exploited through unauthorized modifications. We incorporate circuit watermarks in these hotspots to provide an additional layer of security. With these watermarks, any malicious modification to the circuit is automatically detected with high accuracy. We target the detection of stealthy, large-delay Trojans that might be inserted either during the chip design or fabrication stages. Experimental results for analog benchmark circuits and two commonly studied analog Trojans demonstrate the effectiveness of the proposed framework.
引用
收藏
页码:2930 / 2943
页数:14
相关论文
共 32 条
[1]   High-Precision Nano-Amp Current Sensor and Obfuscation based Analog Trojan Detection Circuit [J].
Abedi, Mostafa ;
Yang, Tiancheng ;
Fei, Yunsi ;
Shrivastava, Aatmesh .
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, :3324-3328
[2]  
[Anonymous], AUTOMATIC DIFFERENTI
[3]  
[Anonymous], Custom Compiler
[4]   Efficient Fault-Criticality Analysis for AI Accelerators using a Neural Twin [J].
Chaudhuri, Arjun ;
Chen, Ching-Yuan ;
Talukdar, Jonti ;
Madala, Siddarth ;
Dubey, Abhishek Kumar ;
Chakrabarty, Krishnendu .
2021 IEEE INTERNATIONAL TEST CONFERENCE (ITC 2021), 2021, :73-82
[5]   A 12-bit 100-kS/s SAR ADC for IoT Applications [J].
Chung, Yung-Hui ;
Zeng, Qi-Feng .
2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
[6]  
Courbon F, 2015, DES AUT TEST EUROPE, P788
[7]   Hardware Trojan Detection using ATPG and Model Checking [J].
Cruz, Jonathan ;
Farahmandi, Farimah ;
Ahmed, Alif ;
Mishra, Prabhat .
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, :91-96
[8]   Leaking Wireless ICs via Hardware Trojan-Infected Synchronization [J].
Diaz-Rizo, Alin Rodrigo ;
Aboushady, Hassan ;
Stratigopoulos, Haralampos-G. .
IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2023, 20 (05) :3845-3859
[9]  
Forte D, 2013, ICCAD-IEEE ACM INT, P532, DOI 10.1109/ICCAD.2013.6691167
[10]   Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain [J].
Guin, Ujjwal ;
Huang, Ke ;
DiMase, Daniel ;
Carulli, John M., Jr. ;
Tehranipoor, Mohammad ;
Makris, Yiorgos .
PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1207-1228