A Dithered-Digital-Mixing Background Timing-Skew Calibration Method for Time-Interleaved ADCs

被引:0
|
作者
Tao, Yunsong [1 ]
Zhong, Yi [1 ]
Shao, Jin [2 ]
Men, Changyou [3 ]
Jie, Lu [4 ]
Sun, Nan [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
[2] Beijing Smartchip Microelect Technol Co Ltd, Beijing, Peoples R China
[3] Hangzhou Vango Technol Inc, Hangzhou, Peoples R China
[4] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
关键词
time-interleaved; analog-to-digital converter; timing-skew; mismatch; background calibration; digital-mixing; dither;
D O I
10.1109/ISCAS58744.2024.10558642
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This work proposes a dithered-digital-mixing background timing-skew calibration method for time-interleaved (TI) analog-to-digital converters (ADCs). Unlike prior digital-mixing methods that limit the input bandwidth or lead the calibration process to a limit cycle, the proposed method enhances the input bandwidth to the Nyquist frequency and guarantees the convergence. This is achieved by a pseudo-random binary sequence generator that produces a dither signal. Practical considerations including thermal noise and the step size of variable delay lines are discussed. Behavioral simulation results demonstrate the effectiveness of the proposed method with an improvement of signal-to-noise-and-distortion ratio from 26.3dB to 52.6dB for a 5GS/s 9b 16-channel TI ADC.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Digital Compensation of Timing Skew Mismatches in Time-Interleaved ADCs by Source Separation
    Mafi, Hamidreza
    Ben-Hamida, Naim
    Aouini, Sadok
    Savaria, Yvon
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73 : 1 - 12
  • [32] A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique
    Lin, Chin-Yu
    Wei, Yen-Hsin
    Lee, Tai-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (05) : 1508 - 1517
  • [33] A 10b 2.6GS/s Time-Interleaved SAR ADC with Background Timing-Skew Calibration
    Lin, Chin-Yu
    Wei, Yen-Hsin
    Lee, Tai-Cheng
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 468 - U659
  • [34] Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs
    Divi, Vijay
    Wornell, Gregory
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3390 - +
  • [35] All-Digital Background Calibration Technique for Offset, Gain and Timing Mismatches in Time-Interleaved ADCs
    Ta V.-T.
    Hoang V.-P.
    Tran X.N.
    EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 2019, 6 (21)
  • [36] Background Calibration of Time-Interleaved ADCs with Polyphase Filters
    Mafi, Hamidreza
    Ali, Mohamed
    Savaria, Yvon
    Honarparvar, Mohammad
    Ben-Hamida, Naim
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [37] Blind Calibration Method of Gain and Time-skew Mismatches in Time-interleaved ADCs
    Qiu, Yongtao
    Zhou, Jie
    Liu, Youjiang
    Cao, Tao
    2019 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT 2019), 2019,
  • [38] A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs
    Yin, Yong-Sheng
    Liu, Liu
    Chen, Hong-Mei
    Deng, Hong-Hui
    Meng, Xu
    Wu, Jing-Sheng
    Wang, Zhong-Feng
    IEICE ELECTRONICS EXPRESS, 2019, 16 (19):
  • [39] A time-interleaved 2b/Cycle SAR ADC with sign-inversion method for timing-skew calibration
    Tian, Jiawei
    Jian, Mingchao
    Xie, Huanlin
    Li, Mingjie
    Yang, Jiajun
    Guo, Chunbing
    MICROELECTRONICS JOURNAL, 2025, 156
  • [40] A ramp-based background calibration technique for timing mismatch in time-interleaved ADCs
    Yu, Yahan
    Miao, Peng
    Li, Fei
    Wang, Di
    Zhang, Haotian
    Ding, Ankang
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 193