A Dithered-Digital-Mixing Background Timing-Skew Calibration Method for Time-Interleaved ADCs

被引:0
|
作者
Tao, Yunsong [1 ]
Zhong, Yi [1 ]
Shao, Jin [2 ]
Men, Changyou [3 ]
Jie, Lu [4 ]
Sun, Nan [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
[2] Beijing Smartchip Microelect Technol Co Ltd, Beijing, Peoples R China
[3] Hangzhou Vango Technol Inc, Hangzhou, Peoples R China
[4] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
关键词
time-interleaved; analog-to-digital converter; timing-skew; mismatch; background calibration; digital-mixing; dither;
D O I
10.1109/ISCAS58744.2024.10558642
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This work proposes a dithered-digital-mixing background timing-skew calibration method for time-interleaved (TI) analog-to-digital converters (ADCs). Unlike prior digital-mixing methods that limit the input bandwidth or lead the calibration process to a limit cycle, the proposed method enhances the input bandwidth to the Nyquist frequency and guarantees the convergence. This is achieved by a pseudo-random binary sequence generator that produces a dither signal. Practical considerations including thermal noise and the step size of variable delay lines are discussed. Behavioral simulation results demonstrate the effectiveness of the proposed method with an improvement of signal-to-noise-and-distortion ratio from 26.3dB to 52.6dB for a 5GS/s 9b 16-channel TI ADC.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Recent Progress on Calibration Methods of Timing Skew in Time-Interleaved ADCS
    Yang, Huijing
    Zhang, Ruidong
    Ren, Mingyuan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (14)
  • [22] A Fast Converging Correlation-Based Background Timing Skew Calibration Technique by Digital Windowing for Time-Interleaved ADCs
    Tao, Yunsong
    Ragab, Kareem
    Shao, Jin
    Chen, Pengpeng
    Zhong, Yi
    Jie, Lu
    Sun, Nan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 21 - 25
  • [23] All-digital background calibration technique for timing mismatch of time-interleaved ADCs
    Chen, Hongmei
    Pan, Yunsheng
    Yin, Yongsheng
    Lin, Fujiang
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 45 - 51
  • [24] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [25] A simple, digital method for background estimation of timing mismatches in time-interleaved ADCs
    Konopacki, Jacek
    Machniewski, Jan
    PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (09): : 174 - 177
  • [26] Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs
    Mafi, Hamidreza
    Yargholi, Mostafa
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1504 - 1514
  • [27] A Statistic Based Time Skew Calibration Method for Time-Interleaved ADCs
    Lei, Qiu
    Zheng, Yuanjin
    Zhu, Di
    Siek, Liter
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2373 - 2376
  • [28] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs
    Abbaszadeh, Asgar
    Aghdam, Esmaeil Najafi
    Rosado-Munoz, Alfredo
    MICROELECTRONICS JOURNAL, 2019, 83 : 117 - 125
  • [29] A DIGITAL BACKGROUND CALIBRATION METHOD FOR TIME-INTERLEAVED ADCS BASED ON FREQUENCY SHIFTING TECHNIQUE
    Zheng, Yanze
    Mei, Sitao
    Sun, Sicheng
    Zhao, Yijiu
    METROLOGY AND MEASUREMENT SYSTEMS, 2024, 31 (03) : 481 - 495
  • [30] An efficient digital calibration technique for timing mismatch in time-interleaved ADCs
    Chen Hongmei
    Jian Maochen
    Yin Yongsheng
    Lin Fujiang
    Cui Qing
    IEICE ELECTRONICS EXPRESS, 2016, 13 (13):