A Delay-Efficient Implementation of Quantum Carry Select Adders

被引:0
作者
Massini, Annalisa [1 ]
Mingardi, Federico [1 ]
机构
[1] Sapienza Univ Rome, Comp Sci Dept, Rome, Italy
来源
2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024 | 2024年
关键词
Quantum Carry Select Adder; Quantum Ripple Carry Adder; Quantum circuit evaluation;
D O I
10.1109/IPDPSW63119.2024.00181
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum addition is a crucial operation for the implementation of quantum algorithms. For this reason, many researchers focused their attention on the design of quantum adders. The two main schemes for adders are the Ripple Carry Adder (RCA), which is considered slow because its execution time depends on the length of the operands, and the Carry Look-ahead Adder, which can reduce the execution time anticipating the computation of the carry, but is more complex and expensive in terms of quantum cost. A good alternative to the slow ripple carry adder and the complex carry-lookahead adder is represented by the Carry Select Adder (CSA), which divides the addition execution into subgroups of qubits and exploits the simplicity of the RCA. In this work, we propose a new quantum version of the CSA, based on an efficient realization of the RCA, chosen among the possible RCAs proposed in the literature. To this end, we show how to design the quantum CSA blocks and how to concatenate them to produce the result. The proposed quantum CSA has been simulated on the DDSIM tool of Munich Quantum Toolkit (MQT) to check its correctness, and the performance has been analyzed using the three conventional parameters for quantum circuits: number of qubits, quantum cost and delay. For each of these parameters, a formula is given as a function of the size of the operand length and the number of blocks in the quantum CSA. The CSA proposed shows a speedup variable from 2.5 to 6 for operands up to 64 qubits and a block size that goes from 2 to n/2.
引用
收藏
页码:1095 / 1104
页数:10
相关论文
共 13 条
[1]  
[Anonymous], Carry-select adder
[2]  
[Anonymous], MQT DDSIM's documentation
[3]  
Cuccaro Steven A., 2004, ARXIV
[4]   On figures of merit in reversible and quantum logic designs [J].
Mohammadi, Majid ;
Eshghi, Mohammad .
QUANTUM INFORMATION PROCESSING, 2009, 8 (04) :297-318
[5]  
Nielsen M. A., 2010, Quantum computation and quantum information, DOI 10.1017/cbo9780511976667
[6]   A review on reversible quantum adders [J].
Orts, F. ;
Ortega, G. ;
Combarro, E. F. ;
Garzon, E. M. .
JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2020, 170
[7]   Implementation of three efficient 4-digit fault-tolerant quantum carry lookahead adders [J].
Orts, Francisco ;
Ortega, Gloria ;
Filatovas, Ernestas ;
Garzon, Ester M. .
JOURNAL OF SUPERCOMPUTING, 2022, 78 (11) :13323-13341
[8]  
Reddy P. Sudheer Kumar, 2019, 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), P486, DOI 10.1109/RTEICT46194.2019.9016873
[9]  
SHOR PW, 1994, AN S FDN CO, P124
[10]   Quantum circuit designs of carry lookahead adder optimized for T-count T-depth and qubits [J].
Thapliyal, Himanshu ;
Munnoz-Coreas, Edgard ;
Khalus, Vladislav .
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2021, 29