A read-efficient and write-optimized hash table for Intel Optane DC Persistent Memory

被引:0
作者
Li, Zexuan
Huang, Kaixin [1 ]
机构
[1] Shanghai Jiao Tong Univ, Shanghai, Peoples R China
来源
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE | 2024年 / 161卷
关键词
Non-volatile memory; Hash table; Indexing; NONVOLATILE; PERFORMANCE; SYSTEM; INDEX; TREES;
D O I
10.1016/j.future.2024.06.028
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Emerging non-volatile memory technologies are driving the next generation of storage systems and durable data structures. Among them, many hash table proposals employ NVM as the storage layer for both fast access and efficient persistence. Most of them are based on the assumption that NVM has cacheline access granularity, poor write endurance, DRAM-comparable read latency and relatively higher write latency. However, a commercial non-volatile memory product, namely Intel Optane DC Persistent Memory (Optane), has some interesting features that are different from previous assumptions, such as 256-byte OptaneLine access granularity, higher read latency than DRAM and DRAM-comparable write latency, limited read/write bandwidth, and hardwarelayer wear-leveling. Confronted with the new challenges brought by Optane, we propose Rewo-Hash, a novel read-efficient and write-optimized persistent hash table. Our incremental contributions over our previous work are summarized as follows. First, provide a more detailed technical description for cached table-inclined read mechanism and log-free atomic write mechanism. Second, we devise a consistent shadowing synchronization scheme to mask the data synchronization overhead. Third, we propose a non-blocking lightweight resizing scheme and elaborate the crash recovery mechanism. Fourth, we conduct a comprehensive analysis of the implications of Intel ceasing the production of Optane, and provide a forward-looking perspective on the future of non-volatile memory. The experimental results show that compared with state-of-the-art NVM-Optimized hash tables, Rewo-Hash gains remarkable performance improvement.
引用
收藏
页码:49 / 65
页数:17
相关论文
共 79 条
[1]   TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory [J].
Al Maruf, Hasan ;
Wang, Hao ;
Dhanotia, Abhishek ;
Weiner, Johannes ;
Agarwal, Niket ;
Bhattacharya, Pallab ;
Petersen, Chris ;
Chowdhury, Mosharaf ;
Kanaujia, Shobhit ;
Chauhan, Prakash .
PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 3, ASPLOS 2023, 2023, :742-755
[2]  
[Anonymous], 2023, Cmm-h (cxl memory module-hybrid): Samsungs cxl-based ssd for the memory-centric computing era
[3]  
[Anonymous], 2021, MICRON UPDATES DATA
[4]  
[Anonymous], 2014, 1 INT WORKSH RACK SC
[5]  
[Anonymous], 2019, CHALLENGE KEEPING DA
[6]  
[Anonymous], 2015, PERSISTENT MEMORY PR
[7]  
[Anonymous], 2022, Intel Optane Persistent Memory
[8]  
[Anonymous], 2019, INTEL OPTANE 600 PER
[9]   BzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory [J].
Arulraj, Joy ;
Levandoski, Justin ;
Minhas, Umar Farooq ;
Larson, Per-Ake .
PROCEEDINGS OF THE VLDB ENDOWMENT, 2018, 11 (05) :553-565
[10]  
Arulraj J, 2016, PROC VLDB ENDOW, V10, P337